參數(shù)資料
型號(hào)： AT43USB355E-AU
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： Full-speed USB Microcontroller with Embedded Hub, ADC and PWM
中文描述： 8-BIT, 12 MHz, RISC MICROCONTROLLER, PQFP64
封裝： 1.40 MM, GREEN, PLASTIC, MS-026ACB, LQFP-64
文件頁數(shù)： 54/115頁
文件大?。?/td> 610K
代理商： AT43USB355E-AU
54
AT43USB355
2603G–USB–04/06
The interconnection between master and slave CPUs with SPI is shown in Figure 19. The
PB7(SCK) pin is the clock output in the master mode and is the clock input in the slave mode.
Writing to the SPI data register of the master CPU starts the SPI clock generator, and the data
written shifts out of the PB5(MOSI) pin and into the PB5(MOSI) pin of the slave CPU. After
shifting one byte, the SPI clock generator stops, setting the end of transmission flag (SPIF). If
the SPI interrupt enable bit (SPIE) in the SPCR register is set, an interrupt is requested. The
Slave Select input, PB4(SS), is set low to select an individual slave SPI device. The two shift
registers in the Master and the Slave can be considered as one distributed 16-bit circular shift
register. This is shown in Figure 19. When data is shifted from the master to the slave, data is
also shifted in the opposite direction, simultaneously. This means that during one shift cycle,
data in the master and the slave are interchanged.
Figure 19.
SPI Master/Slave Interconnection
The system is single buffered in the transmit direction and double buffered in the receive direc-
tion. This means that bytes to be transmitted cannot be written to the SPI Data Register before
the entire shift cycle is completed. When receiving data, however, a received byte must be
read from the SPI Data Register before the next byte has been completely shifted in. Other-
wise, the first byte is lost.
When the SPI is enabled, the data direction of the MOSI, MISO, SCK and SS pins is overrid-
den according to the following table:
Note:
See “Port B” on page 68 for a detailed description of how to define the direction of the user
defined SPI pins.
SCK
SS
SCK
SS
V
CC
MISO MISO
MOSI MOSI
LSB
MASTER
MSB
8-bit Shift Register
SPI
Clock Generator
LSB
SLAVE
MSB
8-bit Shift Register
Table 19.
SPI Pin Overrides
Pin
Direction, Master SPI
Direction, Slave SPI
MOSI
User Defined
Input
MISO
Input
User Defined
SCK
User Defined
Input
SSN
User Defined
Input
相關(guān)PDF資料
PDF描述
AT43USB355M-AC Full-speed USB Microcontroller with Embedded Hub, ADC and PWM
AT43USB355M-AU Full-speed USB Microcontroller with Embedded Hub, ADC and PWM
AT43USB380 On-The-Go Upgrade of the AT43USB370 USB 2.0 Full-Speed Host/Function Processor
AT45BR3214B 32-MEGABIT DATAFLASH + 4-MEGABIT SRAM STACK MEMORY
AT45BR3214B-C1 32-MEGABIT DATAFLASH + 4-MEGABIT SRAM STACK MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT43USB355M-AC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Full-speed USB Microcontroller with Embedded Hub, ADC and PWM
AT43USB355M-AU 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Full-speed USB Microcontroller with Embedded Hub, ADC and PWM
AT43USB370 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:USB 2.0 Full-Speed Host/Function Processor
AT43USB370E-AC 功能描述:USB 接口集成電路 USB HOST DEVICE CONTROL - COM TEMP RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
AT43USB380 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:On-The-Go Upgrade of the AT43USB370 USB 2.0 Full-Speed Host/Function Processor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*