- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381376 > ASM5I9352G-32-ET (ALLIANCE SEMICONDUCTOR CORP) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號(hào)： | ASM5I9352G-32-ET |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 9352 SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 1 MM HEIGHT, GREEN, TQFP-32 |
| 文件頁(yè)數(shù)： | 4/12頁(yè) |
| 文件大?。?/td> | 475K |
| 代理商： | ASM5I9352G-32-ET |
July 2005
rev 0.2
ASM5I9352
2.5V or 3.3V, 200 MHz, 11-Output Zero Delay Buffer
4 of
12
Notice: The information in this document is subject to change without notice.
Table 1: Frequency Table
VCO_SEL
Feedback
Output Divider
÷2
VCO
Input Frequency Range
(AVDD = 3.3V)
100 MHz to 200 MHz
Input Frequency
Range (AVDD = 2.5V)
100 MHz to 200 MHz
0
Input Clock * 2
0
÷4
Input Clock * 4
50 MHz to 125 MHz
50 MHz to 100 MHz
0
÷6
Input Clock * 6
33.33 MHz to 83.33 MHz
33.33 MHz to 66.67 MHz
1
÷2
Input Clock * 4
50 MHz to 125 MHz
50 MHz to 100 MHz
1
÷4
Input Clock * 8
25 MHz to 62.5 MHz
25 MHz to 50 MHz
1
÷6
Input Clock * 12
16.67 MHz to 41.67 MHz
16.67 MHz to 33.33 MHz
Table 2: Function Table
Control
VCO_SEL
Default
0
0
1
VCO
VCO ÷ 2
PLL_EN#
0
PLL enabled. The VCO output
connects to the output dividers
Bypass mode, PLL disabled. The input clock
connects to the output dividers
Outputs disabled (three-state), VCO running
at its minimum frequency
MR/OE#
0
Outputs enabled
SELA
0
QA = VCO÷4
QA = VCO÷6
SELB
0
QB = VCO ÷4
QB = VCO÷2
SELC
0
QC = VCO÷2
QC = VCO÷4
Absolute Maximum Ratings
Parameter
V
DD
Description
Condition
Min
–0.3
Max
5.5
Unit
V
DC Supply Voltage
Functional
V
DD
DC Operating Voltage
2.375
3.465
V
V
IN
DC Input Voltage
Relative to V
SS
–0.3
V
DD
+ 0.3
V
V
OUT
DC Output Voltage
Relative to V
SS
Functional
–0.3
200
–65
V
DD
+ 0.3
V
V
TT
Output termination Voltage
V
DD
÷2
150
V
LU
Latch Up Immunity
mA
R
PS
Power Supply Ripple
Ripple Frequency < 100 kHz
mVp-p
T
S
Temperature, Storage
Non Functional
+150
°C
T
A
Temperature, Operating Ambient
Functional
–40
2000
+85
°C
T
J
Temperature, Junction
Functional
155
°C
JC
Dissipation, Junction to Case
Functional
42
°C/W
JA
Dissipation, Junction to Ambient
Functional
Manufacturing test
105
°C/W
ESD
H
ESD Protection (Human Body Model)
Volts
FIT
Failure in Time
10
ppm
Note: These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for extended periods may affect device
reliability.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5I9352G-32-LT | 2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer |
| ASM5I9352 | 2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer |
| ASM5I9352-32-ET | 2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer |
| ASM5I9352-32-LT | 2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer |
| ASM5I961CG-32-ET | Low Voltage Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I9352G-32-LT | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer |
| ASM5I961C | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:Low Voltage Zero Delay Buffer |
| ASM5I961C-32-ET | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:Low Voltage Zero Delay Buffer |
| ASM5I961C-32-LT | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:Low Voltage Zero Delay Buffer |
| ASM5I961CG-32-ET | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:Low Voltage Zero Delay Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。