- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381376 > ASM5I9350G-32-LT (ALLIANCE SEMICONDUCTOR CORP) Mechanism, 2-inch, front feed, w/ manual knob, platen detect & cutter (full cut) PDF資料下載
參數(shù)資料
| 型號(hào)： | ASM5I9350G-32-LT |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Mechanism, 2-inch, front feed, w/ manual knob, platen detect & cutter (full cut) |
| 中文描述： | 200 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封裝： | GREEN, LQFP-32 |
| 文件頁(yè)數(shù)： | 6/12頁(yè) |
| 文件大?。?/td> | 473K |
| 代理商： | ASM5I9350G-32-LT |
July 2005
rev 0.2
AC Electrical Specifications
(V
CC
= 2.5V ± 5%, T
A
= -40°C to +85°C)
1
ASM5I9350
3.3V 1:10 LVCMOS PLL Clock Generator
6 of 12
Notice: The information in this document is subject to change without notice.
Parameter
f
VCO
Description
Condition
Min
200
Typ
-
Max
380
Unit
MHz
VCO Frequency
÷16 Feedback
12.5
-
23.75
÷32 Feedback
Bypass mode
(PLL_EN = 0)
0.7V to 1.7V
6.25
-
11.87
f
in
Input Frequency
0
-
200
MHz
f
XTAL
Crystal Oscillator Frequency
10
-
23.75
MHz
f
refDC
Input Duty Cycle
25
-
75
%
t
r
, t
f
TCLK Input Rise/FallTime
-
-
1.0
nS
÷2 Output
100
-
190
÷4 Output
50
-
95
f
MAX
Maximum Output Frequency
÷8 Output
25
-
47.5
MHz
f
MAX
< 100 MHz
47.5
-
52.5
DC
Output Duty Cycle
f
MAX
> 100 MHz
45
-
55
%
t
r
, t
f
Output Rise/Fall times
0.6V to 1.8V
÷16 Feedback
0.1
-
1.0
nS
t
sk(O)
Output-to-Output Skew
-
-
150
pS
t
PLZ, HZ
Output Disable Time
-
-
10
nS
t
PZL, ZH
Output Enable Time
-
-
10
nS
-
0.7 - 0.9
-
BW
PLL Closed Loop Bandwidth (-3dB)
÷32 Feedback
-
0.6 - 0.8
-
MHz
Same frequency
-
-
150
t
JIT(CC)
Cycle-to-Cycle Jitter
Multiple frequencies
-
-
250
pS
Same frequency
-
-
100
t
JIT(PER)
Period Jitter
Multiple frequencies
-
-
175
pS
t
LOCK
Note: 1. AC characteristics apply for parallel output termination of 50
to V
TT
. Parameters are guaranteed by characterization and are not 100% tested.
Maximum PLL Lock Time
-
-
1
mS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5I9350 | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9350-32-ET | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9350-32-LT | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9351G-32-ET | 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351G-32-LT | 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I9351 | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351-32-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351-32-LT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351G-32-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351G-32-LT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。