- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381376 > ASM5I9350G-32-LT (ALLIANCE SEMICONDUCTOR CORP) Mechanism, 2-inch, front feed, w/ manual knob, platen detect & cutter (full cut) PDF資料下載
參數(shù)資料
| 型號(hào)： | ASM5I9350G-32-LT |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Mechanism, 2-inch, front feed, w/ manual knob, platen detect & cutter (full cut) |
| 中文描述： | 200 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封裝： | GREEN, LQFP-32 |
| 文件頁(yè)數(shù)： | 4/12頁(yè) |
| 文件大?。?/td> | 473K |
| 代理商： | ASM5I9350G-32-LT |
July 2005
rev 0.2
Table 2: Function Table
ASM5I9350
3.3V 1:10 LVCMOS PLL Clock Generator
4 of 12
Notice: The information in this document is subject to change without notice.
Control
REF_SEL
Default
0
0
1
Xtal
TCLK
PLL_EN
1
Bypass mode, PLL disabled. The
input clock connects to the output
dividers
Outputs enabled
PLL enabled. The VCO output connects to
the output dividers
OE#
0
Outputs disabled (three-state)
FB_SEL
0
Feedback divider ÷32
Feedback divider ÷16
SELA
0
÷2 (Bank A)
÷ 4 (Bank A)
SELB
0
÷4 (Bank B)
÷4 (Bank C
)
÷ 8 (Bank B)
SELC
0
÷ 8 (Bank C)
SELD
0
÷4 (Bank D)
÷ 8 (Bank D)
Absolute Maximum Ratings
Parameter
V
DD
V
DD
V
IN
V
OUT
V
TT
LU
Description
Condition
Min
–0.3
2.375
–0.3
–0.3
200
–65
–40
2000
Max
5.5
3.465
V
DD
+ 0.3
V
DD
+ 0.3
V
DD
÷2
150
+150
+85
+150
42
Unit
V
V
V
V
V
mA
DC Supply Voltage
DC Operating Voltage
DC Input Voltage
DC Output Voltage
Output termination Voltage
Latch Up Immunity
Functional
Relative to V
SS
Relative to V
SS
Functional
R
PS
T
S
T
A
T
J
JC
Power Supply Ripple
Temperature, Storage
Temperature, Operating Ambient
Temperature, Junction
Dissipation, Junction to Case
Ripple Frequency < 100 kHz
Non-functional
Functional
Functional
Functional
mVp-p
°C
°C
°C
°C/W
JA
ESD
H
FIT
Dissipation, Junction to Ambient
ESD Protection (Human Body Model)
Failure in Time
Functional
Manufacturing test
105
°C/W
Volts
ppm
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5I9350 | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9350-32-ET | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9350-32-LT | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9351G-32-ET | 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351G-32-LT | 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I9351 | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351-32-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351-32-LT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351G-32-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
| ASM5I9351G-32-LT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。