- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381353 > AS8202 (AUSTRIAMICROSYSTEMS AG) TTP/C-C2 Communication Controller PDF資料下載
參數(shù)資料
| 型號： | AS8202 |
| 廠商： | AUSTRIAMICROSYSTEMS AG |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | TTP/C-C2 Communication Controller |
| 中文描述： | 2 CHANNEL(S), 25M bps, SERIAL COMM CONTROLLER, PQFP80 |
| 封裝： | PLASTIC, TQFP-80 |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 101K |
| 代理商： | AS8202 |
TTP/C-C2 Communication Controller
– Preliminary Data Sheet
AS8202
Rev. 1.0, October 2000
Page 7 of 7
Application Information
Host CPU Interface
The host CPU interface also referred as CNI (communication network interface) connects the
application circuitry to the TTP controller. All ram_-lines provide asynchronous read/write
access to a dual ported RAM. There are no setup/hold constraints referred to the microtick
(main clock “clk0”). The signals have to be applied for certain duration to be synchronized to
the main internal clock (microtick). The time_-lines signal to host CPU the global synchronous
time of the TTP network and determine when to deliver, resp. to fetch data from the host
interface. One of the lines may be connected to an interrupt input of the host CPU. Note that
the microtick, time_overflow and the time_tick pins can be configured as general purpose
output LED pins (see the LED Interface section below).
Host Interface Ports
Pin Name
mode
width
ram_address[0:11]
in
12
ram_data[0:15]
inout (tri)
16
ram_ceb
In
1
ram_web
In
1
ram_oeb
In
1
ram_readyb
out
1
time_overflow
out
1
microtick
out
1
time_signal
out
1
time_tick
out
1
comment
DPRAM address bus, 12 bit
DPRAM data bus, 16 bit
DPRAM chip enable
DPRAM write enable
DPRAM output enable
DPRAM ready
Overflow of global time (global time is Zero)
Microtick (internal main clock)
CNI time signal
Macrotick (global time is incremented)
Asynchronous DPRAM interface
Signals ram_address[0:11] and ram_web have to be stable before the falling edge of ram_ceb
For a write access the host sets ceb, web, address and data until the DPRAM has taken the
data and set readyb active low. The next access may start with readyb inactive again. A read
cycle starts with valid address and ceb, the data is valid with readyb active low. A low level on
oeb and ceb switches the data bus from tristate to output. Access times depend on the
controller clock rate and controller activity, typical values are:
controller cycle time
write time
read time
readyb low time
ready
b
Tw
Tc
Tw
Tr
Trb
Min 25 ns (40 MHz)
Min 4 Tc
Min 5 Tc
Min 1 Tc
Trb
Trb
xx
tristate
valid
valid
ceb
addres
data
web
oeb
valid
valid
write
read
Tr
相關PDF資料 |
PDF描述 |
|---|---|
| AS8401 | ER 20C 20#16 SKT RECP |
| AS8410 | PWM DC Motor Regulator |
| AS8412 | HIGH PERFORMANCE AUTOMOTIVE SONAR INTRUSION |
| AS8413 | HIGH PERFORMANCE AUTOMOTIVE SONAR INTRUSION |
| AS8846 | Programmable PWM DC Motor Driver / Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AS8202NF | 制造商:AMS 功能描述:AS Series 3.3 V 2-Function SMT TTP-C2NF Communication Controller - LQFP-80 |
| AS8202NF_14 | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:TTP-C2NF Communication Controller |
| AS8202NF-ALQR | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:TTP-C2NF Communication Controller |
| AS8202NF-ALQT | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:TTP-C2NF Communication Controller |
| AS8202NF-ALQU | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:TTP-C2NF Communication Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。