參數(shù)資料
型號(hào): AS7C3364PFS32A-150TQC
廠商: ALLIANCE SEMICONDUCTOR CORP
元件分類(lèi): DRAM
英文描述: 3.3V 64K X 32/36 pipeline burst synchronous SRAM
中文描述: 64K X 32 STANDARD SRAM, 10 ns, PQFP100
封裝: 14 X 20 MM, TQFP-100
文件頁(yè)數(shù): 4/11頁(yè)
文件大?。?/td> 235K
代理商: AS7C3364PFS32A-150TQC
AS7C3364PFS32A
AS7C3364PFS36A
2/1/01
Alliance Semiconductor
P. 4 of 11
Synchronous truth table
CE0
CE1
Key: X = Don’t Care, L = Low, H = High.
1
See “Write enable truth table”on page 2 for more information.
2 Q in flow through mode.
3For write operation following a READ,
OE
must be HIGH before the input data set up time and held HIGH throughout the input hold time.
Recommended operating conditions
Parameter
CE2
ADSP
ADSC
ADV
WEn
1
OE
Address accessed
CLK
Operation
DQ
Hi
Z
Hi
Z
Hi
Z
Hi
Z
Hi
Z
Hi
Z
2
Hi
Z
Hi
Z
2
Hi
Z
Q
Hi
Z
Q
Hi
Z
Q
Hi
Z
Q
Hi
Z
D
3
H
X
X
X
L
X
X
X
NA
L to H
Deselect
L
L
X
L
X
X
X
X
NA
L to H
Deselect
L
L
X
H
L
X
X
X
NA
L to H
Deselect
L
X
H
L
X
X
X
X
NA
L to H
Deselect
L
X
H
H
L
X
X
X
NA
L to H
Deselect
L
H
L
L
X
X
X
L
External
L to H
Begin read
L
H
L
L
X
X
X
H
External
L to H
Begin read
L
H
L
H
L
X
F
L
External
L to H
Begin read
L
H
L
H
L
X
F
H
External
L to H
Begin read
X
X
X
H
H
L
F
L
Next
L to H
Cont. read
X
X
X
H
H
L
F
H
Next
L to H
Cont. read
X
X
X
H
H
H
F
L
Current
L to H
Suspend read
X
X
X
H
H
H
F
H
Current
L to H
Suspend read
H
X
X
X
H
L
F
L
Next
L to H
Cont. read
H
X
X
X
H
L
F
H
Next
L to H
Cont. read
H
X
X
X
H
H
F
L
Current
L to H
Suspend read
H
X
X
X
H
H
F
H
Current
L to H
Suspend read
L
H
L
H
L
X
T
X
External
L to H
Begin write
X
X
X
H
H
L
T
X
Next
L to H
Cont. write
D
H
X
X
X
H
L
T
X
Next
L to H
Cont. write
D
X
X
X
H
H
H
T
X
Current
L to H
Suspend write
D
H
X
X
X
H
H
T
X
Current
L to H
Suspend write
D
Symbol
Min
Nominal
Max
Unit
Supply voltage
V
DD
V
SS
V
DDQ
V
SSQ
V
DDQ
V
SSQ
V
IH
V
IL
V
IH
V
IL
T
A
3.135
0.0
3.135
0.0
2.35
0.0
2.0
–0.5
*
2.0
–0.5
*
0
3.3
0.0
3.3
0.0
2.5
0.0
3.6
0.0
3.6
0.0
2.9
0.0
V
3.3V I/O supply
voltage
V
2.5V I/O supply
voltage
V
Input voltages
Address and
control pins
V
DD
+ 0.3
0.8
V
DDQ
+ 0.3
0.8
70
V
* V
min = –2.0V for pulse width less than 0.2 × t
.
Input voltage ranges apply to 3.3V I/O operation. For 2.5V I/O operation, contact factory for input specifications.
I/O pins
V
Ambient operating temperature
°
C
相關(guān)PDF資料
PDF描述
AS7C3364PFS32A-150TQI 3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32A-166TQC 3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32A-166TQI 3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32A-100TQC 3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32A-100TQI 3.3V 64K X 32/36 pipeline burst synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AS7C3364PFS32A-150TQI 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32A-166TQC 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32A-166TQI 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32B 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V 64K X 32/36 pipeline burst synchronous SRAM
AS7C3364PFS32B-133TQC 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V 64K X 32/36 pipeline burst synchronous SRAM