- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4375 > APA600-FGG676I (Microsemi SoC)IC FPGA PROASIC+ 600K 676-FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | APA600-FGG676I |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 108/178頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA PROASIC+ 600K 676-FBGA |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | ProASICPLUS |
| RAM 位總計(jì)： | 129024 |
| 輸入/輸出數(shù)： | 454 |
| 門數(shù)： | 600000 |
| 電源電壓： | 2.3 V ~ 2.7 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 676-BGA |
| 供應(yīng)商設(shè)備封裝： | 676-FBGA（27x27） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當(dāng)前第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁
ProASICPLUS Flash Family FPGAs
v5.9
2-25
Design Environment
The ProASICPLUS family of FPGAs is fully supported by
both Actel's Libero Integrated Design Environment
(IDE) and Designer FPGA Development software. Actel
Libero IDE is an integrated design manager that
seamlessly integrates design tools while guiding the user
through the design flow, managing all design and log
files, and passing necessary design data among tools.
Additionally, Libero IDE allows users to integrate both
schematic and HDL synthesis into a single flow and verify
the entire design in a single environment (see Actel’s
website for more information about Libero IDE). Libero
IDE includes Synplify AE from Synplicity, ViewDraw
AE from Mentor Graphics, ModelSim HDL Simulator
from Mentor Graphics, WaveFormer Lite AE from
SynaptiCAD, PALACE AE Physical Synthesis from
Magma, and Designer software from Actel.
PALACE is an effective tool when designing with
ProASICPLUS. PALACE AE Physical Synthesis from Magma
takes an EDIF netlist and optimizes the performance of
ProASICPLUS devices through a physical placement-driven
process, ensuring that timing closure is easily achieved.
Actel's Designer software is a place-and-route tool that
provides a comprehensive suite of backend support tools
for FPGA development. The Designer software includes
the following:
Timer – A world-class integrated static timing
analyzer and constraints editor that supports
timing-driven place-and-route
NetlistViewer – A design netlist schematic viewer
ChipPlanner – A graphical floorplanner viewer and
editor
SmartPower – Allows the designer to quickly
estimate the power consumption of a design
PinEditor – A graphical application for editing pin
assignments and I/O attributes
I/O Attribute Editor – Displays all assigned and
unassigned I/O macros and their attributes in a
spreadsheet format
With the Designer software, a user can lock the design
pins before layout while minimally impacting the results
of place-and-route. Additionally, Actel’s back-annotation
flow is compatible with all the major simulators. Another
tool included in the Designer software is the SmartGen
macro
builder,
which
easily
creates
popular
and
commonly used logic functions for implementation into
your schematic or HDL design.
Actel's Designer software is compatible with the most
popular FPGA design entry and verification tools from
EDA vendors, such as Mentor Graphics, Synplicity,
Synopsys, and Cadence Design Systems. The Designer
software is available for both the Windows and UNIX
operating systems.
ISP
The user can generate *.bit or *.stp programming files
from the Designer software and can use these files to
program a device.
ProASICPLUS devices can be programmed in-system. For
more information on ISP of ProASICPLUS devices, refer to
ProASICPLUS Devices application notes. Prior to being
programmed for the first time, the ProASICPLUS device I/Os
are in a tristate condition with the pull-up resistor option
enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| APA600-FG676I | IC FPGA PROASIC+ 600K 676-FBGA |
| ABB90DHRD | CONN CARD EXTEND 180POS .050" |
| ACB85DHLT | CONN EDGECARD 170PS .050 DIP SLD |
| EP2AGX65CU17C6N | IC ARRIA II GX FPGA 65K 358UBGA |
| IDT70V24L15PFG | IC SRAM 64KBIT 15NS 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| APA600-FGGB | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA600-FGGES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA600-FGGI | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA600-FGGM | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA600-FGGPP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。