ProASICPLUS Flash Family FPGAs 2- 74 v5.9 V
參數(shù)資料
型號： APA600-CQ352B
廠商： Microsemi SoC
文件頁數(shù)： 162/178頁
文件大?。?/td> 0K
描述： IC FPGA PROASIC+ 600K 352-CQFP
標準包裝： 1
系列： ProASICPLUS
RAM 位總計： 129024
輸入/輸出數(shù)： 248
門數(shù)： 600000
電源電壓： 2.3 V ~ 2.7 V
安裝類型： 表面貼裝
封裝/外殼： 352-BFCQFP，帶拉桿
供應(yīng)商設(shè)備封裝： 352-CQFP（75x75）
ProASICPLUS Flash Family FPGAs
2- 74
v5.9
VPP
Programming Supply Pin
This pin may be connected to any voltage between GND
and 16.5 V during normal operation, or it can be left
unconnected.2 For information on using this pin during
programming,
see
the
ProASICPLUS Devices application note. Actel recommends
floating the pin or connecting it to VDDP.
VPN
Programming Supply Pin
This pin may be connected to any voltage between 0.5 V
and –13.8 V during normal operation, or it can be left
unconnected.3 For information on using this pin during
programming,
see
the
ProASICPLUS Devices application note. Actel recommends
floating the pin or connecting it to GND.
Recommended Design Practice
for VPN/VPP
ProASICPLUS Devices – APA450, APA600,
APA750, APA1000
Bypass capacitors are required from VPP to GND and VPN
to GND for all ProASICPLUS devices during programming.
During the erase cycle, ProASICPLUS devices may have
current surges on the VPP and VPN power supplies. The
only way to maintain the integrity of the power
distribution to the ProASICPLUS device during these
current surges is to counteract the inductance of the
finite length conductors that distribute the power to the
device. This can be accomplished by providing sufficient
bypass capacitance between the VPP and VPN pins and
GND (using the shortest paths possible). Without
sufficient
bypass
capacitance
to
counteract
the
inductance, the VPP and VPN pins may incur a voltage
spike beyond the voltage that the device can withstand.
This issue applies to all programming configurations.
The solution prevents spikes from damaging the
ProASICPLUS devices. Bypass capacitors are required for
the VPP and VPN pads. Use a 0.01 F to 0.1 F ceramic
capacitor with a 25 V or greater rating. To filter low-
frequency noise (decoupling), use a 4.7 F (low ESR, <1
<
Ω, tantalum, 25 V or greater rating) capacitor. The
capacitors should be located as close to the device pins as
possible (within 2.5 cm is desirable). The smaller, high-
frequency capacitor should be placed closer to the device
pins than the larger low-frequency capacitor. The same
dual-capacitor circuit should be used on both the VPP and
VPN pins (Figure 2-46).
ProASICPLUS Devices – APA075, APA150,
APA300
These devices do not require bypass capacitors on the VPP
and VPN pins as long as the total combined distance of
the programming cable and the trace length on the
board is less than or equal to 30 inches. Note: For trace
lengths greater than 30 inches, use the bypass capacitor
recommendations in the previous section.
2. There is a nominal 40 k
Ω pull-up resistor on V
PP.
3. There is a nominal 40 k
Ω pull-down resistor on V
PN.
Figure 2-46 ProASICPLUS VPP and VPN Capacitor Requirements
2.5cm
0.1 F
to
0.01 F
Programming
Header
or
Supplies
4.7 F
Actel
ProASIC
Device
+
_
V
PP
V
PN
+
_
0.1 F
to
0.01 F
4.7 F
PLUS
相關(guān)PDF資料
PDF描述
24C01CT-I/MS IC EEPROM 1KBIT 400KHZ 8MSOP
EP1S80F1020C7 IC STRATIX FPGA 80K LE 1020-FBGA
A54SX32-CQ256B IC FPGA SX 48K GATES 256-CQFP
24LC014T-I/ST IC EEPROM 1KBIT 400KHZ 8TSSOP
EP4SE230F29C3N IC STRATIX IV E 230K 780FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
APA600-CQ352M 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 600K GATES 180MHZ 0.22UM 2.5V 352CQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 248 I/O 352CQFP
APA600-CQB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA600-CQES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA600-CQGB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA600-CQGES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*