ProASICPLUS Flash Family FPGAs
v5.9
2-57
Asynchronous SRAM Write
Note: The plot shows the normal operation status.
Figure 2-30 Asynchronous SRAM Write
Table 2-54 TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/Industrial
TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883B
Symbol txxx
Description
Min.
Max.
Units
Notes
AWRH
WADDR hold from WB
↑
1.0
ns
AWRS
WADDR setup to WB
↓
0.5
ns
DWRH
DI hold from WB
↑
1.5
ns
DWRS
DI setup to WB
↑
0.5
ns
PARGEN is inactive.
DWRS
DI setup to WB
↑
2.5
ns
PARGEN is active.
WPDA
WPE access from DI
3.0
ns
WPE is invalid, while PARGEN is
active.
WPDH
WPE hold from DI
1.0
ns
WRCYC
Cycle time
7.5
ns
WRMH
WB high phase
3.0
ns
Inactive
WRML
WB low phase
3.0
ns
Active
WRB, WBLKB
WADDR
WPE
DI
tAWRS
tWPDA
tAWRH
tDWRS
tWRML
tWRMH
tWRCYC
tWPDH
tDWRH