參數(shù)資料
| 型號： | APA075-TQ144 |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 103/178頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA PROASIC+ 75K 144-TQFP |
| 標準包裝： | 60 |
| 系列： | ProASICPLUS |
| RAM 位總計： | 27648 |
| 輸入/輸出數(shù)： | 107 |
| 門數(shù)： | 75000 |
| 電源電壓： | 2.3 V ~ 2.7 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 144-LQFP |
| 供應商設備封裝： | 144-TQFP（20x20） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當前第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁
ProASICPLUS Flash Family FPGAs
2- 20
v5.9
User Security
ProASICPLUS devices have FlashLock protection bits that,
once
programmed,
block
the
entire
programmed
contents from being read externally. Refer to Table 2-11
for details on the number of bits in the key for each
device. If locked, the user can only reprogram the device
employing the user-defined security key. This protects
the device from being read back and duplicated. Since
programmed data is stored in nonvolatile memory cells
(actually very small capacitors) rather than in the wiring,
physical deconstruction cannot be used to compromise
data. This type of security breach is further discouraged
by the placement of the memory cells beneath the four
metal layers (whose removal cannot be accomplished
without disturbing the charge in the capacitor). This is
the highest security provided in the industry. For more
information,
refer
to
Actel’s
Nonvolatile Flash and Antifuse FPGAs white paper.
Embedded Memory Floorplan
The embedded memory is located across the top and
bottom of the device in 256x9 blocks (Figure 1-1 on page
1-2). Depending on the device, up to 88 blocks are
available to support a variety of memory configurations.
Each block can be programmed as an independent
memory array or combined (using dedicated memory
routing resources) to form larger, more complex memory
configurations. A single memory configuration could
include blocks from both the top and bottom memory
locations.
Embedded Memory Configurations
The embedded memory in the ProASICPLUS family
provides great configuration flexibility (Table 2-12). Each
ProASICPLUS block is designed and optimized as a two-
port memory (one read, one write). This provides 198
kbits of two-port and/or single port memory in the
APA1000 device.
Each memory block can be configured as FIFO or SRAM,
with
independent
selection
of
synchronous
or
asynchronous
read
and
write
ports
Additional characteristics include programmable flags as
well as parity checking and generation. Figure 2-18 on
page 2-22 and Figure 2-19 on page 2-23 show the block
diagrams of the basic SRAM and FIFO blocks. Table 2-14
on page 2-22 and Table 2-15 on page 2-23 describe
memory
block
SRAM
and
FIFO
interface
signals,
respectively. A single memory block is designed to
operate at up to 150 MHz (standard speed grade typical
conditions). Each block is comprised of 256 9-bit words
(one read port, one write port). The memory blocks may
be cascaded in width and/or depth to create the desired
memory organization. (Figure 2-20 on page 2-24). This
provides optimal bit widths of 9 (one block), 18, 36, and
72, and optimal depths of 256, 512, 768, and 1,024. Refer
to Actel’s SmartGen User’s Guide for more information.
Figure 2-21 on page 2-24 gives an example of optimal
memory usage. Ten blocks with 23,040 bits have been
used to generate three arrays of various widths and
depths. Figure 2-22 on page 2-24 shows how RAM blocks
can be used in parallel to create extra read ports. In this
example, using only 10 of the 88 available blocks of the
APA1000 yields an effective 6,912 bits of multiple port
RAM. The Actel SmartGen software facilitates building
wider and deeper memory configurations for optimal
memory usage.
Table 2-11 Flashlock Key Size by Device
Device
Key Size
APA075
79 bits
APA150
79 bits
APA300
79 bits
APA450
119 bits
APA600
167 bits
APA750
191 bits
APA1000
263 bits
Table 2-12 ProASICPLUS Memory Configurations by Device
Device
Bottom
Top
Maximum Width
Maximum Depth
DWDW
APA075
0
12
256
108
1,536
9
APA150
0
16
256
144
2,048
9
APA300
16
256
144
2,048
9
APA450
24
256
216
3,072
9
APA600
28
256
252
3,584
9
APA750
32
256
288
4,096
9
APA1000
44
256
396
5,632
9
相關PDF資料 |
PDF描述 |
|---|---|
| APA075-PQ208 | IC FPGA PROASIC+ 75K 208-PQFP |
| ASC36DRYI-S13 | CONN EDGECARD 72POS .100 EXTEND |
| HSC40DRAI | CONN EDGECARD 80POS R/A .100 SLD |
| GCB80DHBS | CONN EDGECARD 160PS R/A .050 SLD |
| ABM43DRMT-S288 | CONN EDGECARD EXTEND 86POS .156 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| APA075-TQ144I | 功能描述:IC FPGA PROASIC+ 75K 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:ProASICPLUS 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA（17x17） |
| APA075-TQ896A | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Automotive-Grade ProASIC Flash Family FPGAs |
| APA075-TQB | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA075-TQES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA075-TQG100 | 功能描述:IC FPGA PROASIC+ 75K 100-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:ProASICPLUS 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA，CSBGA 供應商設備封裝:289-CSP（14x14） |
發(fā)布緊急采購，3分鐘左右您將得到回復。