- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375319 > AN5491K (PANASONIC CORP) Synchronous signal and deflection distortion correction processing IC supporting I2C bus for HD, wide television PDF資料下載
參數(shù)資料
| 型號(hào)： | AN5491K |
| 廠商： | PANASONIC CORP |
| 元件分類： | 偏轉(zhuǎn) |
| 英文描述： | Synchronous signal and deflection distortion correction processing IC supporting I2C bus for HD, wide television |
| 中文描述： | HORIZ/VERT DEFLECTION IC, PDIP42 |
| 封裝： | 0.600 INCH, PLASTIC, SDIP-42 |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 153K |
| 代理商： | AN5491K |
AN5491K
ICs for TV
6
I
Electrical Characteristics at T
a
=
25
°
C (continued)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Deflection correction processing (continued)
EW output (bottom voltage) 2
to EHT-DC change
V
EDC2
EHT-DC: 5.0 V
→
6.2 V
Horizontal EHT: Max.
EHT-AC gain: Min.
1.04
1.30
1.56
V
EW output (bottom voltage) 1
to EHT-AC change
V
EAC1
EHT-AC: 2.35 V
→
1.35 V
Horizontal EHT: Max.
EHT-AC gain: Max.
+
0.25
+
0.35
+
0.45
V
EW output (bottom voltage) 2
to EHT-AC change
V
EAC2
EHT-AC: 2.35 V
→
3.35 V
Horizontal EHT: Max.
EHT-AC gain: Max.
0.25
0.35
0.45
V
EW output parabolic DC level
V
32
Typ.
2.2
2.7
3.4
V
Parallelogram correction fluctuation 1
V
UPH1
(upper side)
Parallelogram correction:
Typ.
→
min.
+
0.16
+
0.26
+
0.36
V
Parallelogram correction fluctuation 2
V
UPH2
(upper side)
Parallelogram correction:
Typ.
→
max.
0.16
0.26
0.36
V
Parallelogram correction fluctuation 3
V
BPH1
(lower side)
Parallelogram correction:
Typ.
→
min.
0.25
0.35
0.45
V
Parallelogram correction fluctuation 4
V
BPH2
(lower side)
Parallelogram correction:
Typ.
→
max.
+
0.16
+
0.26
+
0.36
V
Bow shape correction fluctuation 1
(upper side)
V
USD1
Bow shape correction:
Typ.
→
min.
0.24
0.34
0.44
V
Bow shape correction fluctuation 2
(upper side)
V
USD2
Bow shape correction:
Typ.
→
max.
+
0.12
+
0.22
+
0.32
V
Bow shape correction fluctuation 3
(lower side)
V
BSD1
Bow shape correction:
Typ.
→
min.
0.17
0.27
0.37
V
Bow shape correction fluctuation 4
(lower side)
V
BSD2
Bow shape correction:
Typ.
→
max.
+
0.12
+
0.22
+
0.32
V
I
2
C interface
SCL, SDA input threshold voltage
V
TH
V
ACK
V
CC1
=
5 V
I
=
3 mA in case of pull-up resistor
1.6
1.5
3.0
dB
Sink capacity at ACK
0.4
V
Maximum clock frequency
f
SCL
100
kHz
Design reference data
Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
DC characteristics
AGC pulse width
τ
AGC
95
μ
s
Ramp discharge current
I
RAMP1
3.6
mA
Ramp charge current 1
I
RAMP2
f
=
120 Hz, Pin 4: 5.7 V
f
=
30 Hz, Pin 4: 7.5 V
138
μ
A
μ
A
Ramp charge current 2
I
RAMP3
32.9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN5515 | TV Vertical Deflection Output Circuit |
| AN5520 | TV VERTICAL DEFLECTION OUTPUT CIRCUIT |
| AN5521 | TV Vertical Deflection Output IC |
| AN5534N | Vertical deflection output IC |
| AN5601 | COLOR SIGNAL, VIDEO SIGNAL AND SYNCHRONOUS SIGNAL PROCESSING IC FOR PAL/NTSC TV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN5492K | 制造商:Panasonic Industrial Company 功能描述:IC |
| AN5505 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel operation of Dynex IGBT modules |
| AN5510 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Vertical Processor/Deflector |
| AN5512 | 制造商:Panasonic Industrial Company 功能描述:IC |
| AN5515 | 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:TV Vertical Deflection Output Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。