- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375319 > AN5491K (PANASONIC CORP) Synchronous signal and deflection distortion correction processing IC supporting I2C bus for HD, wide television PDF資料下載
參數(shù)資料
| 型號： | AN5491K |
| 廠商： | PANASONIC CORP |
| 元件分類： | 偏轉(zhuǎn) |
| 英文描述： | Synchronous signal and deflection distortion correction processing IC supporting I2C bus for HD, wide television |
| 中文描述： | HORIZ/VERT DEFLECTION IC, PDIP42 |
| 封裝： | 0.600 INCH, PLASTIC, SDIP-42 |
| 文件頁數(shù)： | 4/17頁 |
| 文件大?。?/td> | 153K |
| 代理商： | AN5491K |
AN5491K
ICs for TV
4
I
Recommended Operating Range
Parameter
Symbol
Range
Unit
Supply voltage
V
CC1
4.5 to 5.0 to 5.5
V
V
CC2
8.1 to 9.0 to 9.9
I
Electrical Characteristics at T
a
=
25
°
C
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
DC characteristics
Circuit current I
CC1
I
12
V
CC1
=
5 V, V
CC2
=
9 V
V
CC1
=
5 V, V
CC2
=
9 V
V
CC1
=
5 V, V
CC2
=
9 V,
V
CC3
=
6.5 V
13.6
17.0
20.4
mA
Circuit current I
CC2
Circuit current I
CC3
I
15
I
3
16.8
21.0
25.2
mA
6.0
7.5
9.0
mA
Synchronizing signal processing
Horizontal free-running oscillation
frequency 1 [Divide-by-8]
f
HO8
Pin 2: Without input, Pin 25: High
Pins 19, 26, 31, 35: Low
61.5
62.7
63.9
kHz
Horizontal free-running oscillation
frequency 2 [Divide-by-16]
f
HO16
Pin 2: Without input
Pins 19, 25, 26, 31, 35: Low
30.8
31.4
32.0
kHz
Horizontal free-running oscillation
frequency 3 [Divide-by-32]
f
HO32
Pin 2: Without input
Pin 19: High
15.4
15.7
16.0
kHz
Horizontal output pulse duty cycle 1
[Divide-by-32]
τ
HO1
Pin 2: Without input, Pin 39: 2 V
Pin 19: High
11.7
14.0
16.6
μ
s
Horizontal output pulse duty cycle 2
[Divide-by-32]
τ
HO2
Pin 2: Without input, Pin 39: 5 V
Pin 19: High
23.9
28.5
33.7
μ
s
Horizontal high-level output voltage
V
FHH
DC voltage for pin 38 high-level
2.8
3.5
4.2
V
Horizontal low-level output voltage
V
FHL
V
FHS
DC voltage for pin 38 low-level
0
0.3
V
Horizontal output start voltage
Minimum voltage of pin 3 to bec-
ome f > 10 kHz when horizontal
oscillation output is 1 V[p-p] or
more in divide-by-32 mode.
4.2
5.0
V
Screen center variable range 1
[Divide-by-16]
t
DH16
Pin 25: Low,
Pins 19, 26, 31, 35: High
Change amount of phase difference
between H
P
and H-out of Data 08:
[00] to [1F]
2.16
2.70
3.24
μ
s
Screen center variable range 2
[Divide-by-32]
t
DH32
Pin 19: Low,
Change amount of phase difference
between H
P
and H out of Data 08:
[00] to [1F]
3.8
4.8
5.8
μ
s
Horizontal input pulse threshold voltage
V
T2
V
4
Slice level of pin 2
0.9
1.5
2.1
V
Over-voltage protective operation
voltage
Pin 4 voltage at I
4
=
50
μ
A
0.60
0.75
0.90
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN5515 | TV Vertical Deflection Output Circuit |
| AN5520 | TV VERTICAL DEFLECTION OUTPUT CIRCUIT |
| AN5521 | TV Vertical Deflection Output IC |
| AN5534N | Vertical deflection output IC |
| AN5601 | COLOR SIGNAL, VIDEO SIGNAL AND SYNCHRONOUS SIGNAL PROCESSING IC FOR PAL/NTSC TV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN5492K | 制造商:Panasonic Industrial Company 功能描述:IC |
| AN5505 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel operation of Dynex IGBT modules |
| AN5510 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Vertical Processor/Deflector |
| AN5512 | 制造商:Panasonic Industrial Company 功能描述:IC |
| AN5515 | 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:TV Vertical Deflection Output Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。