- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364677 > AN-05 SY69952 in an OC-3 Transmission System PDF資料下載
參數(shù)資料
| 型號(hào)： | AN-05 |
| 英文描述： | SY69952 in an OC-3 Transmission System |
| 中文描述： | SY69952中的OC - 3傳輸系統(tǒng) |
| 文件頁數(shù)： | 3/6頁 |
| 文件大?。?/td> | 60K |
| 代理商： | AN-05 |
APPLICATION NOTE
AN-05
3
Micrel
PIN DEFINITIONS (Continued)
NOTES:
1.
a)
These runs are to be held to an impedance of 50
. See
Microstrip
or
Stripline
above. Parallel Termination 130/82
shall be placed at their
destinations;
b)
Runs must be of equal length to their corresponding differential counterpart. For example: RSER+ is equal to RSER
–
, RCLK+ is equal
to RCLK
–
, etc.;
c)
These pairs must experience the same terrain of the PWB;
d)
Runs shall be constant distance to ground throughout their route. This
will reduce crosstalk;
e)
Transmit runs shall be separated from receive runs.
2. Effective use of Common Mode Chokes or RF Beads dictate the following rules:
a)
Single Ended Signals shall utilize one half and the other should be
connected to Grounds. This recommendation includes V
CC
. For this application ensure the Choke's )or RF Bead's) Max. Impedance is below the
Fundamental (First) Harmonic;
b)
Differential Signals would have the positive signal on one half and the negative signal on the other. For this application
ensure the Choke's max. Impedance is beyond the third harmonic. Failure to do so will result in sinusoidal waveforms instead of square waveforms. RF
Beads are NOT recommended for this application;
c)
Separation of Grounds would have noisy ground on both of the inputs and clean (Analog or Receive)
Ground on both of the outputs. For this application ensure the Choke's (or RF Bead's) Max. Impedance is below the Fundamental (First) Harmonic.
Pin
Pin No.
Type
Description
RSER+
25
Receive
Route away from TX, & Digital Runs.
(1)
Route away from TX, & Digital Runs.
(1)
Route away from TX, & Digital Runs.
(1)
Route away from TX, & Digital Runs.
(1)
RSER
–
26
Receive
RCLK+
27
Receive
RCLK
–
28
Receive
LAYOUT RECOMMENDATIONS (OPTIONAL)
SY69952
Figure 3
Receiver Inputs
V
CC
/Control
Transmit
Outputs to Optics or
Cable Interface
Ground
Receiver Outputs
to UNI
Alarm/V
CC
/Ground
Transmit Interface
to UNI
Guard
Transmit Filter
(PLL1)
Receive Filter
(PLL2)
The layout in figure 3 shows a typical configuration for very dense systems. The emphasis is on the loop filters PLL1
and PLL2 which are surrounded by a ground guard plane to reduce electromagnetic interference.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN-06 | SY89429A Frequency Synthesis |
| AN-15 | TOPSwitch Power Supply Design Techniques for EMI & Safety |
| AN-16 | TOPSwitch Flyback Design Methodology |
| AN-17 | Flyback Transformer Design for TOPSwitch Power Supplies |
| AN-18 | TOPSwitch Flyback Transformer Construction Guide |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN05090 | 制造商:HITEK POWER 功能描述:PSU L FRAME 5V 9A |
| AN05TA120J | 制造商:ABCO 制造商全稱:ABCO 功能描述:LEADED INDUCTORS |
| AN05TA120K | 制造商:ABCO 制造商全稱:ABCO 功能描述:LEADED INDUCTORS |
| AN05TA120M | 制造商:ABCO 制造商全稱:ABCO 功能描述:LEADED INDUCTORS |
| AN05TA1R5J | 制造商:ABCO 制造商全稱:ABCO 功能描述:LEADED INDUCTORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。