參數(shù)資料
型號(hào)： AMIS-52100-A
英文描述： Transceiver with Clock and Data Recovery
中文描述： 收發(fā)器時(shí)鐘和數(shù)據(jù)恢復(fù)
文件頁(yè)數(shù)： 22/26頁(yè)
文件大?。?/td> 1040K
代理商： AMIS-52100-A
AMIS-52100
Low-Power Transceiver with Clock and Data Recovery
Data Sheet
while recovered data will appear on the TX/RX pin. The AMIS-52100 must be set up for clock and data recovery (See the AMIS
application note “Clock and Data Recovery Circuit Operation and Setup”). Then the following register in Table 28 defines the test select.
Table 28: Clock and Data Recovery Test Mode
Clock and Data Recovery Test Control Register
Register (HEX)
Binary Code
HEX Code
Comments
0x1d
00001110
0x0e
Normal RSSI digital input
00001111
0x0f
CDR start bit digital input to RSSI
9.7 Application Wakeup
Very low power applications can take advantage of the application wakeup function in the AMIS-52100. The AMIS-52100 is placed in a
low power or “sleep” state until the programmable application wakeup timer goes off. This wakes the AMIS-52100 so that it can alert the
external controller that the application may perform required operations. Since the AMIS-52100 can be awakened by either RF energy
detection, in Sniff Mode, or by the application wakeup timer, an external controller can interrogate the I
C bus pins to determine which
function cause the AMIS-52100 to wake. Also, when the AMIS-52100 is in the power down or “sleep’ state, an external controller can
wake it. Table 29 presents the registers associated with this application wakeup function.
Table 29: Application Wakeup Control Registers
Application Wakeup Control Registers
Register (HEX)
Name
Bits
States
Comments
0x14
AW TIMER DIV
All
Divides the RC oscillator to form a clock for the AW
0x15
AW TIMER
All
Number of AW clock periods before a AW wakeup
0x17
PRE/POST AW
DELAY
goes low for a AW cycle
All
Number of CLKOUT clock periods before the TX/RX pin
9.8 I
2
C Interface
The I
2
C is a two pin bi-directional serial interface communication bus. There is a data line and a clock line. Serial data on the data pin is
clocked into or out of the AMIS-52100 by the clock pin. The AMIS-52100 is implemented as a slave device, which means that an
external controller is the master. The master forms the clock signal for all transactions between the master (external controller) and the
slave (AMIS-52100). The slave device acknowledges writes to it and the master acknowledges reads from the slave. The serial bit rate
can be as high as 400Kbps and is set by the clock of the master. A communication link is started with a start sequence. Communication
continues as long as the master and slave acknowledge each write or read. Communication is ended with a stop sequence. These are
illustrated by Figure 15, Figure 16 and Figure 17.
22
AMI Semiconductor
– Rev 4.0, Mar. 06 – M-20535-004
www.amis.com
相關(guān)PDF資料
PDF描述
AMIS-52100-I Transceiver with Clock and Data Recovery
AMIS-52100-M Transceiver with Clock and Data Recovery
AMIS-52150 Low-Power Transceiver with Clock and Data Recovery
AMIS-53000 Frequency Agile Transceiver
AMIS-53000-M Frequency Agile Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AMIS-52100-I 制造商:AMI 制造商全稱:AMI 功能描述:Transceiver with Clock and Data Recovery
AMIS-52100-M 制造商:AMI 制造商全稱:AMI 功能描述:Transceiver with Clock and Data Recovery
AMIS-52150 制造商:AMI 制造商全稱:AMI 功能描述:Low-Power Transceiver with Clock and Data Recovery
AMIS-52150-XTD 功能描述:射頻收發(fā)器 RF TRNSCVR SUB-1GHZ RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
AMIS-52150-XTP 功能描述:射頻接收器 RF TRNSCVR SUB-1GHZ CDR RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*