- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM85C30-8 (Advanced Micro Devices, Inc.) Enhanced Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM85C30-8 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Enhanced Serial Communications Controller |
| 中文描述： | 增強(qiáng)的串行通信控制器 |
| 文件頁數(shù)： | 50/68頁 |
| 文件大?。?/td> | 553K |
| 代理商： | AM85C30-8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
AMD
50
Am85C30
27
TdA(DR)
Address Required Valid to Read
Data Valid Delay
WR
Low Width
WR
↓
to Write Data Valid
Write Data to
WR
↑
Hold Time
WR
↓
to Wait Valid Delay (Note 2)
RD
↓
to Wait Valid Delay (Note 2)
WR
↓
to
W
/
REQ
Not Valid Delay
RD
↓
to
W
/
REQ
Not Valid Delay
WR
↓
to
DTR
/
REQ
Not Valid Delay
WR
↓
to
DTR
/
REQ
Not Valid Delay
RD
↑
to
DTR
/
REQ
Not Valid Delay
PCLK
↓
to
INT
Valid Delay (Note 2)
INTACK
to
RD
↓
(Acknowledge)
Delay (Note 3)
RD
(Acknowledge) Width
RD
↓
(Acknowledge) to Read
Data Valid Delay
IEI to
RD
↓
(Acknowledge) Setup
Time
IEI to
RD
↑
(Acknowledge) Hold
Time
IEI to IEO Delay Time
PCLK
↑
to IEO Delay
RD
↓
to
INT
Inactive Delay (Note 2)
RD
↑
to
WR
↓
Delay for No Reset
WR
↑
to
RD
↓
Delay for No Reset
WR
and
RD
Coincident Low for
Reset
Valid Access Recovery Time
(Note 1)
220
160
100
ns
28
29
30
31
32
33
34
35a
35b
36
37
38
TwWRI
TdWRf(DW)
ThDW(WR)
TdWR(W)
TdRD(W)
TdWRf(REQ)
TdRDf(REQ)
TdWRr(REQ)
TdWRr(EREQ)
TdRDr(REQ)
TdPC(INT)
TdIAi(RD)
150
125
75
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
35
35
20
0
0
0
170
170
170
170
100
100
120
120
50
50
70
70
4.0TcPc
120
NA
500
4.0TcPc
120
NA
400
4.0TcPc
70
NA
175
150
125
50
39
40
TwRDA
TdRDA(DR)
150
125
75
ns
ns
140
120
70
41
TsIEI(RDA)
95
80
50
ns
42
ThIEI(RDA)
0
0
0
ns
43
44
45
46
47
48
TdIEI(IEO)
TdPC(IEO)
TdRDA(INT)
TdRD(WRQ)
TdWRQ(RD)
TwRES
95
200
450
80
175
320
45
80
200
ns
ns
ns
ns
ns
ns
15
15
150
15
15
100
10
10
75
49
Trc
3.5
3.5
3.5
TcPc
Notes:
1
Parameter applies only between transactions involving the ESCC, if
WR/RD
falling edge is synchronized to PCLK
falling edge, then TrC = 3TcPc.
2. Open-drain output, measured with open-drain test load.
3. Parameter is system dependent. For any SCC in the daisy chain, TdIAi(RD) must be greater than the sum of DdPC(IEO)
for the highest priority device in the daisy chain, TsIEI(RDA) for the SCC, and TdIEI(IEO) for each device separating
them in the daisy chain.
4. Parameter applies to Enhanced Request mode only.
No.
Parameter
Symbol
Parameter
Description
10 MHz
16.384 MHz
Min
Max
Min
Max
Unit
8.192 MHz
Min
Max
SWITCHING CHARACTERISTICS over MILITARY/INDUSTRIAL operating range
(continued)
Interrupt Acknowledge Timing, Reset Timing, Cycle Timing (see Figures 22–24)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-8BQA | Enhanced Serial Communications Controller |
| AM8T-1203SC | 8 watt dc-dc converters |
| AM8T-1205DC | 8 watt dc-dc converters |
| AM8T-1205SC | 8 watt dc-dc converters |
| AM8T-1212DC | 8 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM85C30-8/BQA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM85C30-8/BUA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM85C30-8BQA | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced Serial Communications Controller |
| AM85C30-8BUA | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced Serial Communications Controller |
| AM85C308JC | 制造商:AMD 功能描述:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。