- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C875KC (ADVANCED MICRO DEVICES INC) NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | AM79C875KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP100 |
| 封裝： | 14 X 20 MM, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 23/48頁 |
| 文件大?。?/td> | 2480K |
| 代理商： | AM79C875KC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Am79C875
23
PHY Control and Management Block
(PCM Block)
Register Administration for 100BASE-X PHY
Device
The management interface specified in Clause 22 of
the IEEE 802.3u standard provides for a simple two
wire, serial interface to connect a management entity
and a managed PHY for the purpose of controlling the
PHY and gathering status information. The two lines
are Management Data Input/Output (MDIO) and
Management Data Clock (MDC). A station manage-
ment entity which is attached to multiple PHY entities
must have prior knowledge of the appropriate PHY ad-
dress for each PHY entity.
Description of the Methodology
The management interface physically transports man-
agement information across the RMII. The information
is encapsulated in a frame format as specified in
Clause 22 of IEEE 802.3u draft standard and is shown
in Table 3.
Table 3. Clause 22 Management Frame Format
PRE
ST
OP
PHYAD
REGADD
TA
DATA
IDLE
READ
1.1
01
10
AAAAA
RRRRR
Z0
D...........D
Z
WRITE
1.1
01
01
AAAAA
RRRRR
10
D...........D
Z
The PHYAD field, which is five bits wide, allows 32
unique PHY addresses. The managed PHY layer de-
vice that is connected to a station management entity
via the MII interface has to respond to transactions
addressed to the PHY's address. A station manage-
ment entity attached to multiple PHYs, such as in a
managed 802.3 Repeater or Ethernet switch, is re-
quired to have prior knowledge of the appropriate PHY
address.
Setting the PHYAD Bits
The PHYAD of each port is the combination of the set-
ting of the NetPHY 4LP device and the port number.
The NetPHY 4LP device is set by PHYAD[4:2] at the
rising edge of RST. The lower two bits of the PHYAD
are set by the individual ports in the PHY. If the
PHYAD[4:2] is set to 010, the PHYAD of each port is as
follows:
Port 0
Port 1
Port 2
Port 3
01000
01001
01010
01011
Section 22 of the IEEE 802.3 standard states that all
PHY devices connected to a mechanical interface will
respond to PHYAD “00000” command regardless of
the actual address of the PHY. There are applications
where it is necessary to avoid setting the PHYAD of a
port to “00000.” The NetPHY 4LP contains a mecha-
nism that allows the PHYADs to be shifted by 1. The
PHYAD_ST pin enables this mechanism. If the pin is
LOW at power-up, the PHYADs are incremented by 1.
To set the PHYAD pins, use pull-up or pull-down resis-
tors in the range of 1 K
to 4.7 K
.
If PHYAD is set to 000, the address of each port is as
follows:
Port 0
Port 1
Port 2
Port 3
The address shifting carries over the entire address
space. If PHYAD[4:2] is set to 111, the PHYAD for each
port is as follows:
00001
00010
00011
00100
Port 0
Port 1
Port 2
Port 3
11101
11110
11111
00000
Table 4. PHY Address Setting Frame Structure
PRE
ST
OP
PHYAD
REGADD
TA
DATA
IDLE
READ
1.1
01
10
00000
RRRRR
Z0
XXXXXXXXXPPAAAAA
Z
WRITE
1.1
01
01
00000
RRRRR
10
XXXXXXXXXPPAAAAA
Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C875KI | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C901AJC | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJCT | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJI | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJIT | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C875KD | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:Advanced Micro Devices 功能描述:NPD IC OPN ETHERNET TRANSCEIVER 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C875KF | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C875KI | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C90 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:CMOS Local Area Network Controller for Ethernet (C-LANCE) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。