- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366544 > AM50DL128CG70IS (ADVANCED MICRO DEVICES INC) 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM PDF資料下載
參數(shù)資料
| 型號： | AM50DL128CG70IS |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 存儲器 |
| 英文描述： | 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA88 |
| 封裝： | 11.60 X 8 MM, FBGA-88 |
| 文件頁數(shù)： | 60/63頁 |
| 文件大?。?/td> | 464K |
| 代理商： | AM50DL128CG70IS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁
November 7, 2002
Am50DL128CG
59
P R E L I M I N A R Y
pSRAM ADDRESS SKEW
Figure 34.
Read Address Skew
Note:
If multiple invalid address cycles shorter than t
RC
min occur for a period greater than 10 μs, at least one valid address
cycle over t
RC min
is required during that period.
Figure 35.
Write Address Skew
Note:
If multiple invalid address cycles shorter than t
WC
min occur for a period greater than 10 μs, at least one valid address
cycle over t
WC min
, in addition to t
WP min
, is required during that period.
CE#1
WE#
Address
t
RC min
over 10
μ
s
CE#1
WE#
Address
t
WP min
t
WC min
over 10
μ
s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM50DL128CG70IT | 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM |
| AM50DL128CG85IS | 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM |
| AM50DL128CG85IT | 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM |
| AM50DLI28BG | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| Am50DL128BG70I | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM50DL128CG70IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM50DL128CG85IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM50DL128CG85IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM50DL128CH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am50DL128CH - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM50DL128CH_04 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Two Am29DL640G 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。