參數(shù)資料
型號: AM50DL128BH70IS
廠商: Advanced Micro Devices, Inc.
元件分類: SRAM
英文描述: Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
中文描述: 堆疊式多芯片封裝(MCP)閃存和SRAM
文件頁數(shù): 53/68頁
文件大?。?/td> 959K
代理商: AM50DL128BH70IS
October 7, 2003
Am50DL128BH
51
A D V A N C E I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Temporary Sector Unprotect
Note:
Not 100% tested.
Parameter
All Speed Options
JEDEC
Std
Description
Unit
t
VIDR
V
ID
Rise and Fall Time (See Note)
Min
500
ns
t
VHH
V
HH
Rise and Fall Time (See Note)
Min
250
ns
t
RSP
RESET# Setup Time for Temporary Sector
Unprotect
Min
4
μ
s
t
RRB
RESET# Hold Time from RY/BY# High for
Temporary Sector Unprotect
Min
4
μ
s
RESET#
t
VIDR
V
ID
V
SS
, V
IL
,
or V
IH
V
ID
V
SS
, V
IL
,
or V
IH
CE#f
WE#
RY/BY#
t
VIDR
t
RSP
Program or Erase Command Sequence
t
RRB
Figure 26.
Temporary Sector Unprotect Timing Diagram
相關(guān)PDF資料
PDF描述
AM50DL128BH70IT Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH85I Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH85IS Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128CG70IS 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM
AM50DL128CG70IT 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM50DL128BH70IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH85I 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH85IS 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Two Am29DL640G 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
AM50DL128BH85IT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Two Am29DL640G 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
AM50DL128CG 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM