- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366544 > AM49DL640BG30IT (Spansion Inc.) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | AM49DL640BG30IT |
| 廠商： | Spansion Inc. |
| 元件分類： | DRAM |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| 中文描述： | 堆疊式多芯片封裝（MCP）閃存和SRAM |
| 文件頁(yè)數(shù)： | 2/65頁(yè) |
| 文件大?。?/td> | 1005K |
| 代理商： | AM49DL640BG30IT |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
PRELIMINARY
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice. 4/1/03
Refer to AMD’s Website (www.amd.com) for the latest information.
Publication#
26549
Issue Date:
April 1, 2003
Rev:
A
Amendment/
+3
Am49DL640AG
Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash
Memory and 16 Mbit (1 M x 16-Bit) pSRAM
DISTINCTIVE CHARACTERISTICS
MCP Features
Power supply voltage of 2.7 to 3.3 volt
■
■
High performance
— Access time as fast as 70 ns
Package
— 73-Ball FBGA
Operating Temperature
— –40°C to +85°C
■
■
Flash Memory Features
ARCHITECTURAL ADVANTAGES
Simultaneous Read/Write operations
— Data can be continuously read from one bank while
executing erase/program functions in another bank.
— Zero latency between read and write operations
■
Flexible Bank
architecture
— Read may occur in any of the three banks not being written
or erased.
— Four banks may be grouped by customer to achieve desired
bank divisions.
■
Manufactured on 0.17 μm process technology
SecSi (Secured Silicon) Sector: Extra 256 Byte sector
—
Factory locked and identifiable:
16 bytes available for
secure, random factory Electronic Serial Number; verifiable
as factory locked through autoselect function. ExpressFlash
option allows entire sector to be available for
factory-secured data
—
Customer lockable:
Sector is one-time programmable. Once
sector is locked, data cannot be changed.
■
Zero Power Operation
— Sophisticated power management circuits reduce power
consumed during inactive periods to nearly zero.
■
Boot sectors
— Top and bottom boot sectors in the same device
■
Compatible with JEDEC standards
— Pinout and software compatible with single-power-supply
flash standard
■
■
PERFORMANCE CHARACTERISTICS
High performance
— Access time as fast as 70 ns
— Program time: 4 μs/word typical utilizing Accelerate function
■
Ultra low power consumption (typical values)
— 2 mA active read current at 1 MHz
— 10 mA active read current at 5 MHz
— 200 nA in standby or automatic sleep mode
■
■
Minimum 1 million erase cycles guaranteed per sector
20 year data retention at 125
°
C
— Reliable operation for the life of the system
■
SOFTWARE FEATURES
Data Management Software (DMS)
— AMD-supplied software manages data programming,
enabling EEPROM emulation
— Eases historical sector erase flash limitations
■
Supports Common Flash Memory Interface (CFI)
■
■
Program/Erase Suspend/Erase Resume
— Suspends program/erase operations to allow
programming/erasing in same bank
Data# Polling and Toggle Bits
— Provides a software method of detecting the status of
program or erase cycles
Unlock Bypass Program command
— Reduces overall programming time when issuing multiple
program command sequences
■
■
HARDWARE FEATURES
Any combination of sectors can be erased
■
■
Ready/Busy# output (RY/BY#)
— Hardware method for detecting program or erase cycle
completion
Hardware reset pin (RESET#)
— Hardware method of resetting the internal state machine to
the read mode
WP#/ACC input pin
— Write protect (WP#) function protects sectors 0, 1, 140, and
141, regardless of sector protect status
— Acceleration (ACC) function accelerates program timing
Sector protection
— Hardware method of locking a sector, either in-system or
using programming equipment, to prevent any program or
erase operation within that sector
— Temporary Sector Unprotect allows changing data in
protected sectors in-system
■
■
■
pSRAM Features
Power dissipation
— Operating: 20 mA maximum
— Standby: 70 μA maximum
■
CE1s# and CE2s Chip Select
Power down features using CE1s# and CE2s
Data retention supply voltage: 2.7 to 3.3 volt
Byte data control: LB#s (DQ7–DQ0), UB#s (DQ15–DQ8)
■
■
■
■
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM49DL640BG35IS | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG35IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG85IS | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG85IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG25IS | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM49DL640BG35IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG35IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG40IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG40IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL640BG70IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。