參數(shù)資料
型號(hào)： AK4641
廠商： Asahi Kasei Microsystems Co.,Ltd
元件分類： Codec
英文描述： 16 BIT CODEC WITH BLUETOOTH INTERFACE
中文描述： 16位編解碼器與藍(lán)牙接口
文件頁(yè)數(shù)： 27/51頁(yè)
文件大小： 461K
代理商： AK4641
ASAHI KASEI
[AK4641]
MS0301-E-00
2004/05
- 33 -
I
2C-bus Control Interface
The AK4641 supports the fast-mode I
2C-bus (max: 400kHz).
1. WRITE Operations
Figure 32 shows the data transfer sequence for the I
2C-bus mode. All commands are preceded by a START condition. A
HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 38). After the
START condition, a slave address is sent. This address is 7 bits long followed by an eighth bit that is a data direction bit
(R/W). The most significant seven bits of the slave address are fixed as “0010010”. If the slave address matches that of the
AK4641, the AK4641 generates an acknowledge and the operation is executed. The master must generate the
acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse (Figure 39). A
R/W bit value of “1” indicates that the read operation is to be executed. A “0” indicates that the write operation is to be
executed.
The second byte consists of the control register address of the AK4641. The format is MSB first, and those most
significant 3-bits are fixed to zeros (Figure 34). The data after the second byte contains control data. The format is MSB
first, 8bits (Figure 35). The AK4641 generates an acknowledge after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 38).
The AK4641 can perform more than one byte write operation per sequence. After receipt of the third byte the AK4641
generates an acknowledge and awaits the next data. The master can transmit more than one byte instead of terminating the
write cycle after the first data byte is transferred. After receiving each data packet the internal 5-bit address counter is
incremented by one, and the next data is automatically taken into the next address. If the address exceeds 1FH prior to
generating the stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The data on the SDA line must remain stable during the HIGH period of the clock. The HIGH or LOW state of the data
line can only change when the clock signal on the SCL line is LOW (Figure 40) except for the START and STOP
conditions.
SDA
Slave
Address
S
T
A
R
T
R/W="0"
A
C
K
Sub
Address(n)
A
C
K
Data(n)
A
C
K
Data(n+1)
A
C
K
A
C
K
Data(n+x)
A
C
K
P
S
T
O
P
Figure 32. Data Transfer Sequence at the I
2C-Bus Mode
0
1
0
1
0
R/W
Figure 33. The First Byte
0
A4
A3
A2
A1
A0
Figure 34. The Second Byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 35. Byte Structure after the second byte
相關(guān)PDF資料
PDF描述
AK4641VN 16 BIT CODEC WITH BLUETOOTH INTERFACE
AK4665AEN SPECIALTY CONSUMER CIRCUIT, QCC32
AK5368192WP-80 8M X 36 FAST PAGE DRAM MODULE, 80 ns, SMA72
AK5385A 24BIT 192KHZ ADC
AK8406A AK8406A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4641EN 制造商:AKM 制造商全稱:AKM 功能描述:16bit stereo CODEC with built-in Microphone-amplifier and 16bit Mono CODEC for Bluetooth Interface.
AK4641VN 制造商:AKM 制造商全稱:AKM 功能描述:16 BIT CODEC WITH BLUETOOTH INTERFACE
AK4642 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ???￡ Stereo CODEC with MIC/HP/SPK-AMP
AK4642EN 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP/SPK-AMP
AK4642VN 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ???￡ Stereo CODEC with MIC/HP/SPK-AMP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*