5-4 Revision 17 Revision 10 (continued) The following tables were updated with current available information. The equivalent" />
參數(shù)資料
型號(hào): AGLN125V5-VQG100
廠商: Microsemi SoC
文件頁數(shù): 51/150頁
文件大小: 0K
描述: IC FPGA 125K 1.5V 100VTQFP
標(biāo)準(zhǔn)包裝: 90
系列: IGLOO nano
邏輯元件/單元數(shù): 3072
RAM 位總計(jì): 36864
輸入/輸出數(shù): 71
門數(shù): 125000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -20°C ~ 70°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
其它名稱: 1100-1132
Datasheet Information
5-4
Revision 17
Revision 10
(continued)
The following tables were updated with current available information. The equivalent
software default drive strength option was added.
Timing tables in the "Single-Ended I/O Characteristics" section, including new tables for
3.3 V and 1.2 V LVCMOS wide range.
through
revised (SAR 21348).
revised to state six months at 100° instead of three months at 110° for reliability
concerns. The row for 110° was removed from the table.
The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It
uses a 5-V tolerant input buffer and push-pull output buffer."
The FDDRIMAX and FDDOMAX values were added to tables in the "DDR Module
Specifications" section (SAR 23919). A note was added stating that DDR is not
supported for AGLN010, AGLN015, and AGLN020.
Tables in the "Global Tree Timing Characteristics" section were updated with new
information available.
CCC/PLL Specification were revised (SAR 79390).
section were updated with new information available.
A note was added to the "CS81" pin tables for AGLN060, AGLN060Z, AGLN125,
AGLN125Z, AGLN250, and AGLN250Z indicating that pins F1 and F2 must be grounded
(SAR 25007).
through
A note was added to the "CS81" and "VQ100" pin tables for AGLN060 and AGLN060Z
stating that bus hold is not available for pin H7 or pin 45 (SAR 24079).
The AGLN250 function for pin C8 in the "CS81" table was revised (SAR 22134).
Revision
Changes
Page
相關(guān)PDF資料
PDF描述
4-1624113-4 INDUCTOR 82NH 5% 0805
ASM24DTAI CONN EDGECARD 48POS R/A .156 SLD
REC3-1215SRW/H4/A CONV DC/DC 3W 9-18VIN 15VOUT
ASM24DTBI CONN EDGECARD 48POS R/A .156 SLD
AIMC-0402-5N6S-T INDUCTOR MULTILAYER 5.6NH 0402
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGLN125V5-VQG100I 功能描述:IC FPGA NANO 1KB 125K 100VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN125V5-ZCSG81 功能描述:IC FPGA NANO 1KB 125K 81-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN125V5-ZCSG81I 功能描述:IC FPGA NANO 1KB 125K 81-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN125V5-ZVQ100 功能描述:IC FPGA NANO 1KB 125K 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN125V5-ZVQ100I 功能描述:IC FPGA NANO 1KB 125K 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)