- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375272 > AFE8201 IF Analog-to-Digital Converter with Digital Downconverter PDF資料下載
參數(shù)資料
| 型號(hào)： | AFE8201 |
| 英文描述： | IF Analog-to-Digital Converter with Digital Downconverter |
| 中文描述： | 中頻模擬到數(shù)字轉(zhuǎn)換器與數(shù)字下變頻器 |
| 文件頁(yè)數(shù)： | 12/20頁(yè) |
| 文件大?。?/td> | 220K |
| 代理商： | AFE8201 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
"#$%&'
SBWS016A OCTOBER 2003 REVISED JANUARY 2005
www.ti.com
12
0
0
0
0
0
FREQ[15:0]
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
LSB
MSB
Register Address
0
0
0
0
1
FREQ[31:16]
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Register Address
0
0
0
0
1
PHASE[15:0]
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Register Address
0
0
0
1
0
PHASE[31:16]
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Register Address
Figure 14. Mixer Control Registers
The SYNC pin can be used to externally control the phase of mixer. While the SYNC pin is high, the phase
accumulator is held to a constant value PHASE, essentially holding t to zero in the I and Q equations. When the SYNC
pin is brought low, the phase accumulator is incremented by the value FREQ once per MCLK cycle.
Note that the mixer can be bypassed by setting FREQ and PHASE to 0 and using only the Q (real) output.
CIC FILTER
The first stage of decimation filtering is provided by a 5th-order CIC filter. The operation of the CIC filter is controlled
by the unsigned variable DEC_RATE, SCALE, and SHIFT which are mapped into control registers as illustrated in
Figure 15. The valid range for DEC_RATE is from 8 to 1024.
0
0
0
1
0
DEC_RATE
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Register Address
0
0
0
1
1
SCALE
Don’t Care
Don’t Care
SHIFT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Register Address
Figure 15. CIC Filter Control Registers
The inherent dc gain of the CIC filter is DEC_RATE
5
. The control variables SHIFT and SCALE are used to reduce
this very high gain before the signal is output to the next stage of decimation filter. The combined effect of DEC_RATE,
SHIFT, and SCALE produces an overall dc gain for the CIC filter of:
Gain
DEC_RATE
5
Scale 32
2
shift
In general, SHIFT and SCALE should be chosen to make GAIN as close to 1 as possible. For example, if DEC_RATE
is 20, setting SHIFT to 22 and scale to 41 will result in a GAIN of 0.9775.
P
(8)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AFE8201PFBR | IF Analog-to-Digital Converter with Digital Downconverter |
| AFE8201PFBT | IF Analog-to-Digital Converter with Digital Downconverter |
| AG-TL500 | CTV 6C 6#20 PIN WALL RECP |
| AG01 | 400V,Ultra-Fast-Recovery Rectifier Diodes(400V,超快恢復(fù)整流二極管) |
| AG01A | 600V,Ultra-Fast-Recovery Rectifier Diodes(600V,超快恢復(fù)整流二極管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AFE8201PFBR | 制造商:BB 制造商全稱:BB 功能描述:IF Analog-to-Digital Converter with Digital Downconverter |
| AFE8201PFBT | 制造商:BB 制造商全稱:BB 功能描述:IF Analog-to-Digital Converter with Digital Downconverter |
| AFE8220IPZPQ1 | 功能描述:射頻前端 Dual IF Interface for Dig Radio RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE8220-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL INTERMEDIATE FREQUENCY (IF) ANALOG FRONT END FOR DIGITAL RADIO |
| AFE8220TPZPQ1 | 功能描述:射頻前端 Dual IF Interface for Dig Radio RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。