參數(shù)資料
型號： ADV7321KSTZ
廠商： Analog Devices Inc
文件頁數(shù)： 37/88頁
文件大?。?/td> 0K
描述： IC VID ENC 6-12BIT DAC'S 64LQFP
標準包裝： 1
類型： 視頻編碼器
應用： EVD，DVD，SD/PS/HDTV
電壓 - 電源，模擬： 2.5V
電壓 - 電源，數(shù)字： 2.5V
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應商設(shè)備封裝： 64-LQFP（10x10）
包裝： 托盤
ADV7320/ADV7321
Rev. A | Page 42 of 88
HD ASYNC TIMING MODE
[Subaddress 0x10, Bits 3 and 2]
For any input data that does not conform to the standards
selectable in input mode (Subaddress 0x10) asynchronous
timing mode can be used to interface to the ADV7320/ADV7321.
Timing control signals for HSYNC, VSYNC, and BLANK must
be programmed by the user. Macrovision and programmable
oversampling rates are not available in async timing mode.
In async mode, the PLL must be turned off [Subaddress 0x00,
Bit 1 = 1]. Register 0x10 should be programmed to 0x01.
Figure 58 and Figure 59 show examples of how to program the
ADV7320/ADV7321 to accept a high definition standard other
than SMPTE 293M, SMPTE 274M, SMPTE 296M, or ITU-R
BT.1358.
Follow the specifications in Table 26 when programming the
control signals in async timing mode. For standards that do not
require a trisync level, P_BLANK must be tied low at all times.
Table 26. Async Timing Mode Truth Table
P_HSYNC
P_VSYNC
P_BLANK1
Reference
Reference in Figure 58 and Figure 59
1
→ 0
0
0 or 1
50% point of falling edge of trilevel horizontal sync signal
a
0
→ 1
0 or 1
25% point of rising edge of trilevel horizontal sync signal
b
0
→ 1
0 or 1
0
50% point of falling edge of trilevel horizontal sync signal
c
1
0 or 1
0
→ 1
50% start of active video
d
1
0 or 1
1
→ 0
50% end of active video
e
1 When async timing mode is enabled, P_BLANK, Pin 25, becomes an active high input. P_BLANK is set to active low at Address 0x10, Bit 6.
CLK
ACTIVE VIDEO
PROGRAMMABLE
INPUT TIMING
ANALOG
OUTPUT
81
66
243
1920
HORIZONTAL SYNC
e
d
c
b
a
SET ADDRESS 0x14,
BIT 3 = 1
05067-034
P_HSYNC
P_VSYNC
P_BLANK
Figure 58. Async Timing Mode—Programming Input Control Signals for SMPTE 295M Compatibility
ACTIVE VIDEO
0
1
HORIZONTAL SYNC
e
d
c
b
a
CLK
SET ADDRESS 0x14
BIT 3 = 1
ANALOG OUTPUT
05067-035
P_VSYNC
P_BLANK
P_HSYNC
Figure 59. Async Timing Mode—Programming Input Control Signals for Bilevel Sync Signal
相關(guān)PDF資料
PDF描述
ADV7343BSTZ IC ENCODER VIDEO W/DAC 64-LQFP
ADV7391BCPZ IC ENCODER VIDEO W/DAC 32LFCSP
ADV7511KSTZ IC XMITTER HDMI 12BIT 100LQFP
ADV7511WBSWZ IC XMITTER HDMI AUTO 64LQFP
ADV7622BSTZ-RL IC TXRX HDMI 4:1 144LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7322 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV73225709 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225710 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225718 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225719 制造商:LG Corporation 功能描述:Frame Assembly
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*