參數(shù)資料
型號(hào)： ADV7180BCPZ
廠商： ANALOG DEVICES INC
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： 10-Bit, 4 x Oversampling SDTV Video Decoder
中文描述： COLOR SIGNAL DECODER, QCC40
封裝： 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD-2, LFCSP-40
文件頁(yè)數(shù)： 63/112頁(yè)
文件大?。?/td> 1320K
代理商： ADV7180BCPZ
ADV7180
VPS/PDC/UTC/GEMSTAR
The readback registers for VPS, PDC, and UTC are shared.
Gemstar is a high data rate standard and is available only
through the ancillary stream. However, for evaluation purposes,
any one line of Gemstar is available through the I
2
C registers
sharing the same register space as PDC, UTC, and VPS.
Therefore, only VPS, PDC, UTC, or Gemstar can be read
through the I
2
C at a time.
To identify the data that should be made available in the I
2
C
registers, the user must program I
2
C_GS_VPS_PDC_UTC[1:0]
(Register Address 0x9C, User Sub Map).
I
2
C_GS_VPS_PDC_UTC [1:0] (VDP), Address 0x9C [6:5],
User Sub Map
Specifies which standard result is available for I
2
C readback.
GS_PDC_VPS_UTC_CLEAR, GS/PDC/VPS/UTC Clear,
Address 0x78 [4], User Sub Map, Write Only, Self-Clearing
1—Reinitializes the GS/PDC/VPS/UTC data readback registers.
GS_PDC_VPS_UTC_AVL, GS/PDC/VPS/UTC Available,
Address 0x78 [4], User Sub Map, Read Only
0—One of GS, PDC, VPS, or UTC data was not detected.
1—One of GS, PDC, VPS, or UTC data was detected.
VDP_GS_VPS_PDC_UTC, Readback Registers,
Addresses 0x84 to 0x87
See Table 81.
VPS
The VPS data bits are biphase decoded by the VDP. The
decoded data is available in both the ancillary stream and in the
I
2
C readback registers. VPS decoded data is available in the
VDP_GS_VPS_PDC_UTC_0 to VDP_VPS_PDC_UTC_12
registers (Address 0x84 to Address 0x90, User Sub Map). The
GS_VPS_ PDC_UTC_AVL bit is set if the user programmed
I
2
C_GS_VPS_PDC_UTC to 01, as explained in Table 80.
GEMSTAR
The Gemstar-decoded data is made available in the ancillary
stream, and any one line of Gemstar is also available in the I
2
C
registers for evaluation purposes. To read Gemstar results
through the I
2
C registers, the user must program
I
2
C_GS_VPS_PDC_UTC to 00, as explained in Table 80.
Rev. A | Page 63 of 112
Table 80. I
2
C_GS_VPS_PDC_UTC[1:0] Function
I
2
C_GS_VPS_PDC_UTC[1:0]
00 (default)
01
10
11
Description
Gemstar 1×/2×
VPS
PDC
UTC
VDP supports autodetection of the Gemstar standard, either
Gemstar 1× or Gemstar 2×, and decodes accordingly. For the
autodetection mode to work, the user must set the
AUTO_DETECT_GS_TYPE I
2
C bit (Register 0x61, User
Sub Map) and program the decoder to decode Gemstar 2× on
the required lines through line programming. The type of
Gemstar decoded can be determined by observing the
GS_DATA_TYPE bit (Register 0x78, User Sub Map).
AUTO_DETECT_GS_TYPE, Address 0x61 [4], User Sub Map
0 (default)—Disables autodetection of Gemstar type.
1—Enables autodetection of Gemstar type.
GS_DATA_TYPE, Address 0x78 [5], User Sub Map, Read Only
Identifies the decoded Gemstar data type.
0—Gemstar 1× mode is detected. Read 2 data bytes from 0x84.
1—Gemstar 2× mode is detected. Read 4 data bytes from 0x84.
The Gemstar data that is available in the I
2
C register could be
from any line of the input video on which Gemstar was
decoded. To read the Gemstar data on a particular video line,
the user should use the manual configuration described in
Table 66 and Table 67 and enable Gemstar decoding only on the
required line.
PDC/UTC
PDC and UTC are data transmitted through Teletext Packet 8/30
Format 2 (Magazine 8, Row 30, Design Code 2 or 3), and Packet
8/30 Format 1 (Magazine 8, Row 30, Design Code 0 or 1). Thus,
if PDC or UTC data is to be read through I
2
C, the corresponding
teletext standard (WST or PAL System B) should be decoded by
VDP The whole teletext decoded packet is output on the ancillary
data stream. The user can look for the magazine number, row
number, and design code and qualify the data as PDC, UTC, or
neither of these.
If PDC/UTC packets have been identified, Byte 0 to Byte 12 are
updated to the GS_VPS_PDC_UTC_0 to VPS_PDC_UTC_12
registers, and the GS_VPS_PDC_UTC_AVL bit is set. The full
packet data is also available in the ancillary data format.
Note that the data available in the I
2
C register depends on the
status of the WST_PKT_DECODE_DISABLE bit (Bit 3,
Subaddress 0x60, User Sub Map).
相關(guān)PDF資料
PDF描述
ADV7180BSTZ 10-Bit, 4 x Oversampling SDTV Video Decoder
ADV7181 Multiformat SDTV Video Decoder
ADV7181B Multiformat SDTV Video Decoder
ADV7181BBCPZ Multiformat SDTV Video Decoder
ADV7181BBSTZ Multiformat SDTV Video Decoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7180BCPZ 制造商:Analog Devices 功能描述:IC VIDEO DECODER 10BIT 57.27MSPS LFCSP40
ADV7180BCPZ-REEL 功能描述:IC VIDEO DECODER SDTV 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180BST48Z 功能描述:IC VID DECOD SDTV 10BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-WQFN（4x4）裸露焊盤(pán) 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
ADV7180BST48Z-RL 功能描述:視頻 IC 48-Lead Low Profile Quad Flat Package RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180BSTZ 功能描述:IC VIDEO DECODER SDTV 64-LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-WQFN（4x4）裸露焊盤(pán) 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*