參數(shù)資料
型號(hào): ADUC848BSZ8-3
廠商: Analog Devices Inc
文件頁數(shù): 72/108頁
文件大?。?/td> 0K
描述: IC MCU FLASH W/16BIT ADC 52MQFP
標(biāo)準(zhǔn)包裝: 96
系列: MicroConverter® ADuC8xx
核心處理器: 8052
芯體尺寸: 8-位
速度: 12.58MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: POR,PSM,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 34
程序存儲(chǔ)器容量: 8KB(8K x 8)
程序存儲(chǔ)器類型: 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量: 2.25K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 10x16b; D/A 1x12b,2x16b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 125°C
封裝/外殼: 52-QFP
包裝: 托盤
ADuC845/ADuC847/ADuC848
Data Sheet
Rev. C | Page 66 of 108
USING THE SPI INTERFACE
Depending on the configuration of the bits in the SPICON
SFR shown in Table 41, the SPI interface transmits or receives
data in a number of possible modes. Figure 46 shows all
possible ADuC845/ADuC847/ADuC848 SPI configurations
and the timing relationships and synchronization among the
signals involved. Also shown in this figure is the SPI interrupt
bit (ISPI) and how it is triggered at the end of each byte-wide
communication.
SCLOCK
(CPOL = 1)
SCLOCK
(CPOL = 0)
(CPHA = 1)
(CPHA = 0)
SAMPLE INPUT
ISPI FLAG
DATA OUTPUT
ISPI FLAG
SAMPLE INPUT
DATA OUTPUT
?
MSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 LSB
SS
04741-046
Figure 46. SPI Timing, All Modes
SPI Interface—Master Mode
In master mode, the SCLOCK pin is always an output and
generates a burst of eight clocks whenever user code writes to
the SPIDAT register. The SCLOCK bit rate is determined by
SPR0 and SPR1 in SPICON. Also note that the SS pin is not
used in master mode. If the parts need to assert the SS pin on an
external slave device, a port digital output pin should be used.
In master mode, a byte transmission or reception is initiated by
a byte write to SPIDAT. The hardware automatically generates
eight clock periods via the SCLOCK pin, and the data is
transmitted via MOSI. With each SCLOCK period, a data bit is
also sampled via MISO. After eight clocks, the transmitted byte
is completely transmitted (via MOSI), and the input byte (if
required) is waiting in the input shift register (after being
received via MISO). The ISPI flag is set automatically, and an
interrupt occurs if enabled. The value in the input shift register
is latched into SPIDAT.
SPI Interface—Slave Mode
In slave mode, the SCLOCK is an input. The SS pin must also
be driven low externally during the byte communication. Trans-
mission is also initiated by a write to SPIDAT. In slave mode, a
data bit is transmitted via MISO, and a data bit is received via
MOSI through each input SCLOCK period. After eight clocks,
the transmitted byte is completely transmitted, and the input
byte is waiting in the input shift register. The ISPI flag is set
automatically, and an interrupt occurs, if enabled. The value in
the shift register is latched into SPIDAT only when the trans-
mission/reception of a byte has been completed. The end of
transmission occurs after the eighth clock has been received if
CPHA = 1, or when SS returns high if CPHA = 0.
相關(guān)PDF資料
PDF描述
ADUC7020BCPZ62I-RL IC MCU 12BIT 1MSPS I2C 40-LFCSP
ATXMEGA256A3B-MHR IC MCU 8BIT 256KB FLASH 64VQFN
ATXMEGA256A3B-AUR IC MCU 8BIT 256KB FLASH 64TQFP
VE-B33-IX-F2 CONVERTER MOD DC/DC 24V 75W
VE-B33-IW-F4 CONVERTER MOD DC/DC 24V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC848BSZ8-5 功能描述:IC MCU FLASH W/16BIT ADC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C,Microwire,SPI,SSI,SSP,UART/USART,USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB(96K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
AD-UCFS-JRN-SPRD 功能描述:PRD LIC UCFS JOURNAL CCES 1 PRD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計(jì)套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384
AD-UCFS-MJRN-SP 功能描述:PRD LIC UCFS JOURNAL MAIN 1 PRD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計(jì)套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384
AD-UCFS-MNT-SP 功能描述:PRD LIC UCFS CORE MAIN 1 PRD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計(jì)套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384
AD-UCFS-SPRD 功能描述:PRD LIC UCFS CORE CCES 1 PROD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計(jì)套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384