- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11203 > ADUC848BSZ8-3 (Analog Devices Inc)IC MCU FLASH W/16BIT ADC 52MQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC848BSZ8-3 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 59/108頁 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH W/16BIT ADC 52MQFP |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 12.58MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | POR，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲器容量： | 8KB（8K x 8） |
| 程序存儲器類型： | 閃存 |
| EEPROM 大小： | 4K x 8 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 10x16b; D/A 1x12b，2x16b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 52-QFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADuC845/ADuC847/ADuC848
Data Sheet
Rev. C | Page 54 of 108
Using the DAC
The on-chip DAC architecture consists of a resistor string DAC
followed by an output buffer amplifier, the functional equivalent
of which is shown in Figure 33.
OUTPUT
BUFFER
HIGH-Z
DISABLE
(FROM MCU)
R
AVDD
VREF
04741-033
14
Figure 33. Resistor String DAC Functional Equivalent
Features of this architecture include inherent guaranteed
monotonicity and excellent differential linearity. As shown in
Figure 33, the reference source for the DAC is user-selectable in
software. It can be either AVDD or VREF. In 0 V-to-AVDD mode,
the DAC output transfer function spans from 0 V to the voltage
at the AVDD pin. In 0 V-to-VREF mode, the DAC output transfer
function spans from 0 V to the internal VREF (2.5 V). The DAC
output buffer amplifier features a true rail-to-rail output stage
implementation. This means that, unloaded, each output is
capable of swinging to within less than 100 mV of both AVDD
and ground. Moreover, the DAC’s linearity specification (when
driving a 10 kΩ resistive load to ground) is guaranteed through
the full transfer function except Codes 0 to 48 in 0 V-to-VREF
mode; Codes 0 to 100; and Codes 3950 to 4095 in 0 V-to-VDD
mode.
Linearity degradation near ground and VDD is caused by satura-
tion of the output amplifier; a general representation of its effects
(neglecting offset and gain error) is shown in Figure 34. The
dotted line indicates the ideal transfer function, and the solid
line represents what the transfer function might look like with
endpoint nonlinearities due to saturation of the output amplifier.
Note that Figure 34 represents a transfer function in 0-to-VDD
mode only. In 0 V-to-VREF mode (with VREF < VDD), the lower
nonlinearity would be similar, but the upper portion of the
transfer function would follow the ideal line to the end,
showing no signs of the high-end endpoint linearity error.
VDD–50mV
VDD
VDD–100mV
100mV
50mV
0mV
000H
FFFH
04741-
034
Figure 34. Endpoint Nonlinearities Due to Amplifier Saturation
The endpoint nonlinearities shown in Figure 34 become worse
as a function of output loading. Most data sheet specifications
assume a 10 kΩ resistive load to ground at the DAC output. As
the output is forced to source or sink more current, the nonlinear
regions at the top or bottom, respectively, of Figure 34 become
larger. With larger current demands, this can significantly limit
output voltage swing. Figure 35 and Figure 36 illustrate this
behavior. Note that the upper trace in each of these figures is
valid only for an output range selection of 0 V to AVDD. In 0 V-
to-VREF mode, DAC loading does not cause high-side voltage
nonlinearities while the reference voltage remains below the
upper trace in the corresponding figure. For example, if AVDD =
3 V and VREF = 2.5 V, the high-side voltage is not affected by
loads of less than 5 mA. But around 7 mA, the upper curve in
higher currents, the output is not capable of reaching VREF.
SOURCE/SINK CURRENT (mA)
5
0
5
10
15
OUTPUT
VOLTAGE
(V)
4
3
2
1
0
DAC LOADED WITH 0000H
DAC LOADED WITH 0FFFH
04741-035
Figure 35. Source and Sink Current Capability with VREF = AVDD = 5 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC7020BCPZ62I-RL | IC MCU 12BIT 1MSPS I2C 40-LFCSP |
| ATXMEGA256A3B-MHR | IC MCU 8BIT 256KB FLASH 64VQFN |
| ATXMEGA256A3B-AUR | IC MCU 8BIT 256KB FLASH 64TQFP |
| VE-B33-IX-F2 | CONVERTER MOD DC/DC 24V 75W |
| VE-B33-IW-F4 | CONVERTER MOD DC/DC 24V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC848BSZ8-5 | 功能描述:IC MCU FLASH W/16BIT ADC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲器容量:96KB（96K x 8） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| AD-UCFS-JRN-SPRD | 功能描述:PRD LIC UCFS JOURNAL CCES 1 PRD RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384 |
| AD-UCFS-MJRN-SP | 功能描述:PRD LIC UCFS JOURNAL MAIN 1 PRD RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384 |
| AD-UCFS-MNT-SP | 功能描述:PRD LIC UCFS CORE MAIN 1 PRD RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384 |
| AD-UCFS-SPRD | 功能描述:PRD LIC UCFS CORE CCES 1 PROD RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 軟件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:ISE® 設(shè)計套件 類型:訂閱 適用于相關(guān)產(chǎn)品:Xilinx FPGAs 其它名稱:Q4986209T1081384 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。