As an alternative to providing two separate power supplies, AVDD quiet by placing a" />
參數(shù)資料
型號(hào)： ADUC824BSZ
廠商： Analog Devices Inc
文件頁數(shù)： 61/68頁
文件大?。?/td> 0K
描述： IC MCU 8K FLASH ADC/DAC 52MQFP
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC8xx
核心處理器： 8052
芯體尺寸： 8-位
速度： 12.58MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： POR，PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 34
程序存儲(chǔ)器容量： 8KB（8K x 8）
程序存儲(chǔ)器類型： 閃存
EEPROM 大?。?/td> 640 x 8
RAM 容量： 256 x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 3x16b，4x24b; D/A 1x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 52-QFP
包裝： 托盤
REV. B
ADuC824
–64–
As an alternative to providing two separate power supplies, AVDD
quiet by placing a small series resistor and/or ferrite bead between
it and DVDD, and then decoupling AVDD separately to ground. An
example of this configuration is shown in Figure 51. With this
configuration other analog circuitry (such as op amps, voltage
reference, etc.) can be powered from the AVDD supply line as well.
DVDD
48
34
20
ADuC824
5
6
AGND
AVDD
0.1 F
10 F
DGND
35
21
47
0.1 F
–
+
DIGITAL SUPPLY
10 F
1.6
BEAD
Figure 51. External Single Supply Connections
Notice that in both Figure 50 and Figure 51, a large value (10
F)
reservoir capacitor sits on DVDD and a separate 10
F capacitor
sits on AVDD. Also, local small-value (0.1
F) capacitors are
located at each VDD pin of the chip. As per standard design prac-
tice, be sure to include all of these capacitors, and ensure the
smaller capacitors are closest to each AVDD pin with trace lengths
as short as possible. Connect the ground terminal of each of these
capacitors directly to the underlying ground plane. Finally, it
should also be noticed that, at all times, the analog and digital
ground pins on the ADuC824 should be referenced to the same
system ground reference point.
Power Consumption
The “CORE” values given represent the current drawn by DVDD,
while the rest (“ADC,” and “DAC”) are pulled by the AVDD pin
and can be disabled in software when not in use. The other
on-chip peripherals (watchdog timer, power supply monitor, etc.)
consume negligible current and are therefore lumped in with the
“CORE” operating current here. Of course, the user must add
any currents sourced by the parallel and serial I/O pins, and that
sourced by the DAC, in order to determine the total current
needed at the ADuC824’s supply pins. Also, current draw from
the DVDD supply will increase by approximately 5 mA during
Flash/EE erase and program cycles
Power-Saving Modes
Setting the Idle and Power-Down Mode bits, PCON.0 and
PCON.1 respectively, in the PCON SFR described in Table II,
allows the chip to be switched from normal mode into idle mode,
and also into full power-down mode.
In idle mode, the oscillator continues to run, but the core clock
generated from the PLL is halted. The on-chip peripherals con-
tinue to receive the clock, and remain functional. The CPU status
is preserved with the stack pointer, program counter, and all other
internal registers maintain their data during idle mode. Port pins
and DAC output pins also retain their states, and ALE and
PSEN outputs go high in this mode. The chip will recover from
idle mode upon receiving any enabled interrupt, or on receiving
a hardware reset.
In power-down mode, both the PLL and the clock to the core
are stopped. The on-chip oscillator can be halted or can continue
to oscillate depending on the state of the oscillator power-down
bit (OSC_PD) in the PLLCON SFR. The TIC, being driven
directly from the oscillator, can also be enabled during power-
down. All other on-chip peripherals however, are shut down.
Port pins retain their logic levels in this mode, but the DAC output
goes to a high-impedance state (three-state) while ALE and
PSEN outputs are held low. During full power-down mode,
the ADuC824 consumes a total of 5
A typically. There are five
ways of terminating power-down mode:
Asserting the RESET Pin (#15)
Returns to normal mode all registers are set to their default state
and program execution starts at the reset vector once the Reset
pin is de-asserted.
Cycling Power
All registers are set to their default state and program execution
starts at the reset vector.
Time Interval Counter (TIC) Interrupt
Power-down mode is terminated and the CPU services the TIC
interrupt, the RETI at the end of the TIC Interrupt Service
Routine will return the core to the instruction after that which
enabled power down.
I
2C or SPI Interrupt
Power-down mode is terminated and the CPU services the I
2C/
SPI interrupt. The RETI at the end of the ISR will return the
core to the instruction after that which enabled power down. It
should be noted that the I
2C/SPI power down interrupt enable
bit (SERIPD) in the PCON SFR must first be set to allow this
mode of operation.
INT0 Interrupt
Power-down mode is terminated and the CPU services the
INT0 interrupt. The RETI at the end of the ISR will return the
core to the instruction after that which enabled power-down. It
should be noted that the
INT0 power-down interrupt enable bit
(INT0PD) in the PCON SFR must first be set to allow this
mode of operation.
Grounding and Board Layout Recommendations
As with all high resolution data converters, special attention must
be paid to grounding and PC board layout of ADuC824-based
designs in order to achieve optimum performance from the ADCs
and DAC.
Although the ADuC824 has separate pins for analog and digital
ground (AGND and DGND), the user must not tie these to two
separate ground planes unless the two ground planes are con-
nected together very close to the ADuC824, as illustrated in the
simplified example of Figure 52a. In systems where digital and
analog ground planes are connected together somewhere else
(at the system’s power supply for example), they cannot be con-
nected again near the ADuC824 since a ground loop would result.
In these cases, tie the ADuC824’s AGND and DGND pins all
to the analog ground plane, as illustrated in Figure 52b. In systems
with only one ground plane, ensure that the digital and analog
components are physically separated onto separate halves of the
board such that digital return currents do not flow near analog
circuitry and vice versa. The ADuC824 can then be placed between
the digital and analog sections, as illustrated in Figure 52c.
相關(guān)PDF資料
PDF描述
31-321 BNC CONN CRIMP RG-59
AT91SAM9XE128-QU MCU ARM9 128K FLASH 208-PQFP
83-878 UHF RECEPTACLE REAR MOUNT PANEL
ADUC842BSZ62-3 IC ADC/DAC 12BIT W/MCU 52MQFP
AR215A222J4R CAP CER 2200PF 50V 5% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC824BSZ-DEN 功能描述:8052 MicroConverter? ADuC8xx Microcontroller IC 8-Bit 12.58MHz 8KB (8K x 8) FLASH 制造商:analog devices inc. 系列:MicroConverter? ADuC8xx 包裝:- 零件狀態(tài):上次購買時(shí)間 核心處理器:8052 核心尺寸:8-位 速度:12.58MHz 連接性:EBI/EMI，I2C，SPI，UART/USART 外設(shè):POR，PSM，溫度傳感器，WDT I/O 數(shù):34 程序存儲(chǔ)容量:8KB（8K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 容量:640 x 8 RAM 容量:256 x 8 電壓 - 電源（Vcc/Vdd）:2.7 V ~ 5.25 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 3x16b，4x24b；D/A 1x12b 振蕩器類型:內(nèi)部 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:- 供應(yīng)商器件封裝:- 標(biāo)準(zhǔn)包裝:1
ADUC824BSZ-REEL 功能描述:IC MCU 8K FLASH ADC/DAC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC831 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU
ADUC831BCP 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADUC831BCP-REEL 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED 8-BIT MCU I.C. - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*