- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11203 > ADUC814ARU (Analog Devices Inc)IC ADC 12BIT W/FLASH MCU 28TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC814ARU |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 21/72頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT W/FLASH MCU 28TSSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 16.78MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | POR，PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 17 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大?。?/td> | 640 x 8 |
| RAM 容量： | 256 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 6x12b; D/A 2x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 包裝： | 管件 |
| 配用： | EVAL-ADUC814QSZ-ND - KIT DEV FOR ADUC814 MICROCONVRTR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
ADuC814
Rev. A | Page 28 of 72
ADCDATAH
ADCDATAL
ADCDATAH
ADCDATAL
ADCDATAH
ADCDATAL
MOSI
SCLOCK
BUSY
CONVST
02748-A
-037
Figure 30. High Speed Data Capture Logic Timing (Pipelined Mode)
In this mode, the ADC to SPI data transfer occurs during the
next ADC conversion. To avoid loss of an ADC result, the user
must ensure that the ADC to SPI transfer rate is complete
before the current ADC conversion ends.
To enable HSDC mode, Bit 6 in ADCCON2 (ADCSPI) must be
set and to enable the ADuC814 to capture a contiguous sample
stream at full ADC update rates (247 kHz).
To configure the ADuC814 in HSDC mode:
1.
The ADC must be put into one of its conversion modes.
2.
The SPI interface must be configured. (The SPI configura-
tion is detailed in the Serial Peripheral Interface section).
3.
Enable HSDC by setting the ADCSPI bit in the ADCCON2
SFR.
4.
Apply trigger signal to the ADC to perform conversions.
Once configured and enabled, the ADC results are transferred
from the ADCDATAH/L SFRs to the SPIDAT register. Figure 31
shows the HSDC logic configuration once the mode is enabled.
The ADC result is transmitted most significant bit first. In this
case, the channel ID is transmitted first, followed by the 12-bit
ADC result. When this mode is enabled, normal SPI and Port 3
operation is disabled; however, the core is free to continue code
execution, including general housekeeping and communication
tasks. This mode is disabled by clearing the ADCSPI bit.
MUX
SPIDAT
8
16
8
0
1
01
ADC TO SPI CONTROL LOGIC
A
DCDA
TA
H
A
DCDA
TA
L
R
E
GISTER
ADC
EDC
SPI LOGIC
DATA
REGISTER
END OF
CONVERSION
SIGNAL
02748-A
-068
Figure 31. High Speed Data Capture Logic
ADC OFFSET AND GAIN CALIBRATION OVERVIEW
The ADC block incorporates calibration hardware and
associated SFRs, which ensures optimum offset and gain
performance from the ADC at all times.
As part of internal factory final test routines, the ADuC814 is
calibrated to its offset and gain specifications. The offset and
gain coefficients obtained from this factory calibration are
stored in non-volatile Flash/EE memory. These are downloaded
from the Flash/EE memory to offset and gain calibration
registers automatically on a power-up or a reset event.
In many applications these factory-generated calibration
coefficients suffice. However, the ADuC814 ADC offset and
gain accuracy may vary from system to system due to board
layout, grounding, clock speed, or system configuration, and so
on. To get the best ADC accuracy in your system, an ADC
calibration should be performed.
Two main advantages are derived from ensuring the ADC
calibration registers are initialized correctly. First, the internal
errors in the ADC can be reduced significantly to give superior
dc performance; and second, system offset and gain errors can
be removed. This allows the user to remove reference errors
(whether an internal or external reference) and to use the full
dynamic range of the ADC by adjusting the analog input range
of the part for a specific system.
ADC OFFSET AND GAIN CALIBRATION
COEFFICIENTS
The ADuC814 has two ADC calibration coefficients, one for
offset calibration and one for gain calibration. Both the offset
and gain calibration coefficients are 14-bit words, and each is
stored in two registers located in the special function register
(SFR) area. The offset calibration coefficient is divided into
ADCOFSH (6 bits) and ADCOFSL (8 bits), and the gain cali-
bration coefficient is divided into ADCGAINH (6 bits) and
ADCGAINL (8 bits).
The offset calibration coefficient compensates for dc offset
errors in both the ADC and the input signal. Increasing the
offset coefficient compensates for positive offset, and effectively
pushes down the ADC transfer function. Decreasing the offset
coefficient compensates for negative offset, and effectively pushes
up the ADC transfer function. The maximum offset that can be
compensated is typically ± 3.5% of VREF, which equates to typi-
cally ±87.5 mV with a 2.5 V reference.
Similarly, the gain calibration coefficient compensates for dc
gain errors in both the ADC and the input signal. Increasing the
gain coefficient compensates for a smaller analog input signal
range and scales up the ADC transfer function, effectively
increasing the slope of the transfer function. Decreasing the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BTK-IX | CONVERTER MOD DC/DC 40V 75W |
| VI-BTK-IW | CONVERTER MOD DC/DC 40V 100W |
| ADUC7128BSTZ126-RL | IC DAS MCU ARM7 ADC/DDS 64-LQFP |
| VI-BTJ-IX | CONVERTER MOD DC/DC 36V 75W |
| VI-BTJ-IW | CONVERTER MOD DC/DC 36V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC814ARU-D2 | 制造商:Analog Devices 功能描述:12 BIT ADC WITH EMBEDDED 8-BIT MICRO I.C - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12 BIT ADC WITH EMBEDDED 8-BIT MICRO I.C - Bulk |
| ADUC814ARU-REEL | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3V/5V 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:12 BIT ADC WITH EMBEDDED 8-BIT MICRO I.C - Tape and Reel |
| ADUC814ARU-REEL7 | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3V/5V 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:12 BIT ADC WITH EMBEDDED 8-BIT MICRO I.C - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12 BIT ADC WITH EMBEDDED 8-BIT MICRO I.C - Tape and Reel |
| ADUC814ARUZ | 功能描述:IC ADC 12BIT W/FLASH MCU 28TSSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):50 程序存儲(chǔ)器容量:192KB（96K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM |
| ADUC814ARUZ-REEL | 功能描述:IC MCU FLASH 12BIT ADC 28TSSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。