參數(shù)資料
型號： ADUC7026BSTZ62I
廠商： Analog Devices Inc
文件頁數(shù)： 98/104頁
文件大?。?/td> 0K
描述： IC MCU FLASH 62K ANLG I/0 80LQFP
產(chǎn)品培訓(xùn)模塊： ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
Process Control
標準包裝： 1
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 44MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： PLA，PWM，PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 40
程序存儲器容量： 64KB（32K x 16）
程序存儲器類型： 閃存
RAM 容量： 2K x 32
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 12 x12b; D/A 4x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 80-LQFP
包裝： 托盤
配用： EVAL-ADUC7026QSPZ-ND - KIT DEV ADUC7026/7027 QUICK PLUS
EVAL-ADUC7026QSZ-ND - KIT DEV FOR ADUC7026/7027
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 93 of 104
HARDWARE DESIGN CONSIDERATIONS
POWER SUPPLIES
The ADuC7019/20/21/22/24/25/26/27/28/29 operational power
supply voltage range is 2.7 V to 3.6 V. Separate analog and
digital power supply pins (AVDD and IOVDD, respectively) allow
AVDD to be kept relatively free of noisy digital signals often
present on the system IOVDD line. In this mode, the part can
also operate with split supplies; that is, it can use different
voltage levels for each supply. For example, the system can
be designed to operate with an IOVDD voltage level of 3.3 V
whereas the AVDD level can be at 3 V or vice versa. A typical
split supply configuration is shown in Figure 87.
04955-
044
ADuC7026
0.1F
ANALOG
SUPPLY
10F
73
74
AVDD
75
DACVDD
8
GNDREF
70
DACGND
71
AGND
67
REFGND
26
IOVDD
54
25
IOGND
53
0.1F
+
–
DIGITAL
SUPPLY
10F
+
–
Figure 87. External Dual Supply Connections
As an alternative to providing two separate power supplies, the
user can reduce noise on AVDD by placing a small series resistor
and/or ferrite bead between AVDD and IOVDD and then decoupling
AVDD separately to ground. An example of this configuration is
shown in Figure 88. With this configuration, other analog circuitry
(such as op amps and voltage reference) can be powered from
the AVDD supply line as well.
04955-
045
ADuC7026
0.1F
BEAD
1.6
73
74
AVDD
75
DACVDD
8
GNDREF
70
DACGND
71
AGND
67
REFGND
26
IOVDD
54
25
IOGND
53
0.1F
DIGITAL SUPPLY
10F
+
–
Figure 88. External Single Supply Connections
Note that in both Figure 87 and Figure 88, a large value (10 F)
reservoir capacitor sits on IOVDD, and a separate 10 F capacitor
sits on AVDD. In addition, local small-value (0.1 F) capacitors are
located at each AVDD and IOVDD pin of the chip. As per standard
design practice, be sure to include all of these capacitors and ensure
that the smaller capacitors are close to each AVDD pin with trace
lengths as short as possible. Connect the ground terminal of
each of these capacitors directly to the underlying ground plane.
Finally, note that the analog and digital ground pins on the
ADuC7019/20/21/22/24/25/26/27/28/29 must be referenced to
the same system ground reference point at all times.
IOVDD Supply Sensitivity
The IOVDD supply is sensitive to high frequency noise because it
is the supply source for the internal oscillator and PLL circuits.
When the internal PLL loses lock, the clock source is removed
by a gating circuit from the CPU, and the ARM7TDMI core
stops executing code until the PLL regains lock. This feature
ensures that no flash interface timings or ARM7TDMI timings
are violated.
Typically, frequency noise greater than 50 kHz and 50 mV p-p
on top of the supply causes the core to stop working.
If decoupling values recommended in the Power Supplies
section do not sufficiently dampen all noise sources below
50 mV on IOVDD, a filter such as the one shown in Figure 89
is recommended.
ADuC7026
26
IOVDD
54
25
IOGND
53
0.1F
DIGITAL
SUPPLY
10F
+
–
1H
04955-
087
Figure 89. Recommended IOVDD Supply Filter
Linear Voltage Regulator
Each ADuC7019/20/21/22/24/25/26/27/28/29 requires a single
3.3 V supply, but the core logic requires a 2.6 V supply. An on-
chip linear regulator generates the 2.6 V from IOVDD for the
core logic. The LVDD pin is the 2.6 V supply for the core logic.
An external compensation capacitor of 0.47 F must be
connected between LVDD and DGND (as close as possible to
these pins) to act as a tank of charge as shown in Figure 90.
04955-
046
ADuC7026
0.47
mF
27 LVDD
28 DGND
Figure 90. Voltage Regulator Connections
The LVDD pin should not be used for any other chip. It is also
recommended to use excellent power supply decoupling on
IOVDD to help improve line regulation performance of the on-
chip voltage regulator.
相關(guān)PDF資料
PDF描述
31-320 BNC CONN CRIMP RG-58
D38999/26MC8HN CONN PLUG 8POS STRAIGHT W/PINS
PI7C8154BNAE IC PCI-PCI BRIDGE ASYNC 304-PBGA
ADM1025AARQ IC MONITOR SYS/VOLT 5CH 16QSOP
ADUC832BCPZ IC MCU 62K FLASH ADC/DAC 56LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7026BSTZ62I-RL 功能描述:IC MCU 12BIT 1MSPS I2C 80-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7026BSTZ62-RL 功能描述:IC MCU 12BIT 1MSPS UART 80-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7026HWEI 功能描述:IC MCU 16BIT 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
ADUC7026HWEI-RL 功能描述:IC MCU 16BIT 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
ADUC7026HWEIZ 功能描述:IC MCU 16BIT 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*