- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375267 > ADSP-219212MKST160 (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號： | ADSP-219212MKST160 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 32-BIT, 24.576 MHz, OTHER DSP, PQFP144 |
| 封裝： | PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 34/40頁 |
| 文件大?。?/td> | 1307K |
| 代理商： | ADSP-219212MKST160 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁
ADSP-2192M
–34–
REV. 0
Output Drive Currents
Figure 16
shows typical I-V characteristics for the output drivers
of the ADSP-2192M. The curves represent the current drive
capability of the output drivers as a function of output voltage.
Power Dissipation
Total power dissipation has two components, one due to internal
circuitry and one due to the switching of external output drivers.
Internal power dissipation is dependent on the instruction
execution sequence and the data operands involved.
The external component of total power dissipation is caused by
the switching of output pins. Its magnitude depends on:
Number of output pins that switch during each cycle (O)
The maximum frequency at which they can switch (f)
Their load capacitance (C)
Their voltage swing (V
DD
)
and is calculated by the formula below.
The load capacitance includes the processor’s package capaci-
tance (C
IN
). The switching frequency includes driving the load
high and then back low. Address and data pins can drive high and
low at a maximum rate of 33 MHz.
The P
EXT
equation is calculated for each class of pins that can
drive as shown in
Table 37
.
A typical power consumption can now be calculated for these
conditions by adding a typical internal power dissipation with the
following formula.
Where:
P
EXT
is from
Table 37
P
INT
is I
DDINT
2.5 V, using the calculation I
DDINT
listed
in
Electrical Characteristics on Page 30
.
Note that the conditions causing a worst-case P
EXT
are different
from those causing a worst-case P
INT
. Maximum P
INT
cannot
occur while 100% of the output pins are switching from all ones
to all zeros. Note also that it is not common for an application to
have 100% or even 50% of the outputs switching simultaneously.
Test Conditions
The ADSP-2192M is tested for compliance with all support
industry standard interfaces (PCI, USB, and AC’97). Also, the
DSP is tested for output enable, disable, and pulsewidth. See
Table 35
for the values of these parameters.
Output Disable Time
Output pins are considered to be disabled when they stop driving,
go into a high impedance state, and start to decay from their
output high or low voltage. The time for the voltage on the bus
to decay by
V is dependent on the capacitive load, C
L
and the
load current, I
L
. This decay time can be approximated by the
equation below.
The output disable time t
DIS
is the difference between t
MEASURED
and t
DECAY
as shown in
Figure 17
. The time t
MEASURED
is the
interval from when the reference signal switches to when the
output voltage decays
V from the measured output high or
output low voltage. The t
DECAY
is calculated with test loads C
L
and
I
L
, and with
V equal to 0.5 V.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high impedance state to when they start
driving. The output enable time t
ENA
is the interval from when a
reference signal reaches a high or low voltage level to when the
Figure 16. Typical Drive Currents
SOURCE (V
DDEXT
) VOLTAGE – V
0
3.5
0.5
1.0
1.5
2.0
2.5
3.0
4.0
S
D
)
–100
–80
–60
–40
–20
0
20
40
60
V
DDEXT
= 3.3V @
25°C
V
DDEXT
= 5.0V @
25°C
V
OH
V
OL
INPUT CURRENT
OUTPUT CURRENT
80
4.5
5.0
V
DDEXT
= 3.3V @
25°C
V
DDEXT
= 5.0V @
25°C
P
EXT
O
C
×
V
DD
2
×
f
×
=
Table 37. P
EXT
Calculation Example
Pin Type
No. of Pins % Switching
C
f
V
DD
2
10.9 V
10.9 V
10.9 V
10.9 V
= P
EXT
= 0.115 W
= 0.0 W
= 0.003 W
= 0.003 W
P
EXT
=0.04687 W
Address/Data 32
DEVSEL
CBE
CLK
100
0
100
100
10 pF
10 pF
10 pF
10 pF
33 MHz
33 MHz
33 MHz
33 MHz
1
1
1
P
TOTAL
P
=
EXT
P
INT
+
t
DECAY
C
V
I
L
---------------
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2192M | DSP Microcomputer |
| ADSP-21992 | Mixed Signal DSP Controller With CAN |
| ADSP-21992YST | Mixed Signal DSP Controller With CAN |
| ADSP-21MOD970-510 | Multiport Internet Gateway Processor Data Pump Solution(多端口網(wǎng)關(guān)處理器數(shù)據(jù)泵解決方案) |
| ADSP-21mod970 | Multi-Port Internet Gateway Processor(多口網(wǎng)關(guān)處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2195MBCA-140 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 140MHz 140MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,140 MIPS, 2.5V, 80KBYTES RAM - Bulk |
| ADSP-2195MBST-140 | 功能描述:IC DSP CONTROLLER 16BIT 144LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2195MKCA-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,160 MIPS, 2.5V, 80KBYTES RAM - Bulk |
| ADSP-2195MKST-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
| adsp-2196mbca-140 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。