- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19507 > ADSP-2185NKSTZ-320 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 100LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-2185NKSTZ-320 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 100LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，串行端口 |
| 時(shí)鐘速率： | 80MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 80kB |
| 電壓 - 輸入/輸出： | 1.8V，2.5V，3.3V |
| 電壓 - 核心： | 1.80V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADSP-218xN
Rev. A
|
Page 13 of 48
|
August 2006
The BDMA circuit supports four different data formats that are
selected by the BTYPE register field. The appropriate number of
8-bit accesses are done from the byte memory space to build the
word size selected. Table 7 shows the data formats supported by
the BDMA circuit.
Unused bits in the 8-bit data memory formats are filled with 0s.
The BIAD register field is used to specify the starting address for
the on-chip memory involved with the transfer. The 14-bit
BEAD register specifies the starting address for the external byte
memory space. The 8-bit BMPAGE register specifies the start-
ing page for the external byte memory space. The BDIR register
field selects the direction of the transfer. Finally, the 14-bit
BWCOUNT register specifies the number of DSP words to
transfer and initiates the BDMA circuit transfers.
BDMA accesses can cross page boundaries during sequential
addressing. A BDMA interrupt is generated on the completion
of the number of transfers specified by the BWCOUNT register.
The BWCOUNT register is updated after each transfer so it can
be used to check the status of the transfers. When it reaches
zero, the transfers have finished and a BDMA interrupt is gener-
ated. The BMPAGE and BEAD registers must not be accessed
by the DSP during BDMA operations.
The source or destination of a BDMA transfer will always be on-
chip program or data memory.
When the BWCOUNT register is written with a nonzero value
the BDMA circuit starts executing byte memory accesses with
wait states set by BMWAIT. These accesses continue until the
count reaches zero. When enough accesses have occurred to
create a destination word, it is transferred to or from on-chip
memory. The transfer takes one DSP cycle. DSP accesses to
external memory have priority over BDMA byte mem-
ory accesses.
The BDMA Context Reset bit (BCR) controls whether the pro-
cessor is held off while the BDMA accesses are occurring.
Setting the BCR bit to 0 allows the processor to continue opera-
tions. Setting the BCR bit to 1 causes the processor to stop
execution while the BDMA accesses are occurring, to clear the
context of the processor, and start execution at address 0 when
the BDMA accesses have completed.
The BDMA overlay bits specify the OVLAY memory blocks to
be accessed for internal memory. Set these bits as indicated in
Note
: BDMA cannot access external overlay memory regions 1
and 2.
The BMWAIT field, which has four bits on ADSP-218xN series
members, allows selection up to 15 wait states for BDMA
transfers.
Internal Memory DMA Port (IDMA Port; Host Memory
Mode)
The IDMA Port provides an efficient means of communication
between a host system and ADSP-218xN series members. The
port is used to access the on-chip program memory and data
memory of the DSP with only one DSP cycle per word over-
head. The IDMA port cannot, however, be used to write to the
DSP’s memory-mapped control registers. A typical IDMA
transfer process is shown as follows:
1. Host starts IDMA transfer.
2. Host checks IACK control line to see if the DSP is busy.
3. Host uses IS and IAL control lines to latch either the DMA
starting address (IDMAA) or the PM/DM OVLAY selec-
tion into the DSP’s IDMA control registers. If Bit 15 = 1,
the values of Bits 7–0 represent the IDMA overlay; Bits
14–8 must be set to 0. If Bit 15 = 0, the value of Bits 13–0
represent the starting address of internal memory to be
accessed and Bit 14 reflects PM or DM for access. Set
IDDMOVLAY and IDPMOVLAY bits in the IDMA over-
lay register as indicted in Table 8.
4. Host uses IS and IRD (or IWR) to read (or write) DSP
internal memory (PM or DM).
5. Host checks IACK line to see if the DSP has completed the
previous IDMA operation.
6. Host ends IDMA transfer.
Figure 13. BDMA Control Register
Table 7. Data Formats
BTYPE
Internal Memory
Space
Word Size
Alignment
00
Program Memory
24
Full Word
01
Data Memory
16
Full Word
10
Data Memory
8
MSBs
11
Data Memory
8
LSBs
BDMA CONTROL
BMPAGE
BTYPE
BDIR
0= LOAD FROM BM
1= STORE TO BM
BCR
0 = RUN DURING BDMA
1 = HALT DURING BDMA
0
00
000
0
100
0
15 14 13 12 11 10
98
765
4
3
2
1
0
DM (0x3FE3)
BDMA
OVERLAY
BITS
(SEE TABLE 12)
Table 8. IDMA/BDMA Overlay Bits
Processor
IDMA/BDMA
PMOVLAY
IDMA/BDMA
DMOVLAY
ADSP-2184N
0
ADSP-2185N
0
ADSP-2186N
0
ADSP-2187N
0, 4, 5
ADSP-2188N
0, 4, 5, 6, 7
0, 4, 5, 6, 7, 8
ADSP-2189N
0, 4, 5
0, 4, 5, 6, 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMM15DTAN-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| GSM36DSAN | CONN EDGECARD 72POS R/A .156 SLD |
| GMM36DSAN | CONN EDGECARD 72POS R/A .156 SLD |
| GEM25DSEH-S243 | CONN EDGECARD 50POS .156 EYELET |
| NTV0515MC | CONV DC/DC 1W 5VIN 15VOUT DL 3KV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2185NKSTZ-3202 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP2186 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-2186 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-2186_01 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-2186BCA-160 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。