- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19463 > ADSP-2171BSZ-133 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 128PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-2171BSZ-133 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/52頁 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 128PQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，串行端口 |
| 時(shí)鐘速率： | 33MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 10kB |
| 電壓 - 輸入/輸出： | 5.00V |
| 電壓 - 核心： | 5.00V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-MQFP（14x20） |
| 包裝： | 托盤 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
REV. A
–10–
ADSP-2171/ADSP-2172/ADSP-2173
Bus Request & Bus Grant
The ADSP-217x can relinquish control of the data and address
buses to an external device. When the external device requires
access to memory, it asserts the bus request (BR) signal. If the
ADSP-217x is not performing an external memory access, then
it responds to the active BR input in the following processor
cycle by:
three-stating the data and address buses and the PMS, DMS,
BMS
, RD, WR output drivers,
asserting the bus grant (BG) signal, and
halting program execution.
If the Go Mode is enabled, the ADSP-217x will not halt pro-
gram execution until it encounters an instruction that requires
an external memory access.
If the ADSP-217x is performing an external memory access
when the external device asserts the BR signal, then it will not
three-state the memory interfaces or assert the BG signal until
the processor cycle after the access completes, which can be up
to eight cycles later depending on the number of wait states.
The instruction does not need to be completed when the bus is
granted. If a single instruction requires two external memory ac-
cesses, the bus will be granted between the two accesses.
When the BR signal is released, the processor releases the BG
signal, reenables the output drivers and continues program ex-
ecution from the point where it stopped.
The bus request feature operates at all times, including when
the processor is booting and when RESET is active.
The new Bus Grant Hang logic and associated BGH pin allow
the ADSP-217x to operate in a multiprocessor environment
with a minimal number of “wasted” processor cycles. The bus
grant hang pin is asserted when the ADSP-217x desires a cycle,
but cannot execute it because the bus is granted to some other
processor. With the BGH signal, the other processor(s) in the
system can be alerted that the ADSP-217x is hung and release
the bus by deasserting bus request. Once the bus is released the
ADSP-217x executes the external access and deasserts BGH.
This is a signal to the other processors that external memory is
now available.
ADSP-217X REGISTERS
Figure 7 summarizes all the registers in the ADSP-217x. Some
registers store values. For example, AX0 stores an ALU oper-
and; I4 stores a DAG2 pointer. Other registers consist of control
bits and fields, or status flags. For example, ASTAT contains
status flags from arithmetic operations, and fields in DWAIT
control the numbers of wait states for different zones of data
memory.
A secondary set of registers in all computational units allows a
single-cycle context switch.
The bit and field definitions for control and status registers are
given in the rest of this section, except for IMASK, ICNTL and
IFC, which are defined earlier in this data sheet. The system
control register, DWAIT register, timer registers, HIP control
registers, HIP data registers, and SPORT control registers are
all mapped into data memory; that is, registers are accessed by
reading and writing data memory locations rather than register
names. The particular data memory address is shown with each
memory-mapped register.
Register bit values shown on the following pages are the default
bit values after reset. If no values are shown, the bits are indeter-
minate at reset. Reserved bits are shown in gray; these bits
should always be written with zeros.
MAC
MR0 MR1
MF
MR2
MX0 MX1 MY0 MY1
DMA BUS
PMA BUS
DMD BUS
PMD BUS
14
POWERDOWN
CONTROL
LOGIC
PROGRAM
ROM
8K X 24
PROGRAM
SRAM
2K X 24
DAG 2
M4
M5
M6
M7
L4
L5
L6
L7
I4
I5
I6
I7
DAG 1
M0
M1
M2
M3
L0
L1
L2
L3
I0
I1
I2
I3
PROGRAM SEQUENCER
COUNT
STACK
4 X 14
CNTR
OWRCNTR
STATUS
STACK
12 X 25
IMASK
MSTAT
ASTAT
SSTAT
ICNTL
IFC
PC
STACK
16 X 14
LOOP
STACK
4 X 18
DM WAIT CONTROL
SYSTEM CONTROL
0x3FFF
0x3FFE
HOST
INTERFACE
PORT
DATA
STATUS
HMASK
0x3FE0-0x3FE5
0x3FE6-0x3FE7
0x3FE8
ALU
AF
AR
AX0
AY1
AY0
AX1
SHIFTER
SR0 SR1
SI
SE
SB
SPORT 1
CONTROL REGISTERS
0x3FF2-0x3FEF
RX1
TX1
SPORT 0
CONTROL REGISTERS
0x3FFA-0x3FF3
RX0
TX0
PX
TIMER
TPERIOD
TCOUNT
TSCALE
0x3FFD
0x3FFC
0x3FFB
FLAGS
14
16
24
DATA
SRAM
2K X 16
Figure 7. ADSP-217x Registers Control Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAJB686K006H | CAP TANT 68UF 6.3V 10% 1210 |
| 171-025-203L021 | CONN DB25 FEMALE SLD CUP NICKEL |
| VE-2W4-CY-F3 | CONVERTER MOD DC/DC 48V 50W |
| ADSP-21061KSZ-160 | IC DSP CONTROLLER 1MBIT 240MQFP |
| EBM08DRKF | CONN EDGECARD 16POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2171KS-104 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 26MHz 26MIPS 128-Pin PQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-2171KS-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.33MHz 33MIPS 128-Pin PQFP 制造商:Rochester Electronics LLC 功能描述:16BIT FXD PT PROC 33MIPS - Bulk 制造商:Analog Devices 功能描述:DSP microcomputer 33.33 MHz speed 1 ti |
| ADSP-2171KST-104 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 26MHz 26MIPS 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-2171KST-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.33MHz 33MIPS 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-2172 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。