參數(shù)資料
型號: ADSP-21489KSWZ-3A
廠商: Analog Devices Inc
文件頁數(shù): 29/68頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROCESSOR 100LQFP
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: EBI/EMI,DAI,I²C,SPI,SPORT,UART/USART
時鐘速率: 350MHz
非易失內(nèi)存: 外部
芯片上RAM: 5Mb
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.10V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-LQFP-EP(14x14)
包裝: 托盤
Rev. B
|
Page 35 of 68
|
March 2013
AMI Write
Use these specifications for asynchronous interfacing to memo-
ries. Note that timing for AMI_ACK, ADDR, DATA, AMI_RD,
AMI_WR, and strobe timing parameters only apply to asyn-
chronous access mode.
Table 33. AMI Write
Parameter
Min
Max
Unit
Timing Requirements
tDAAK
1, 2
AMI_ACK Delay from Address, Selects
tSDCLK – 9.7 + W
ns
tDSAK
1, 3
AMI_ACK Delay from AMI_WR Low
W – 6
ns
Switching Characteristics
tDAWH
Address Selects to AMI_WR Deasserted
tSDCLK –3.1+ W
ns
tDAWL
Address Selects to AMI_WR Low
tSDCLK –3
ns
tWW
AMI_WR Pulse Width
W – 1.3
ns
tDDWH
Data Setup Before AMI_WR High
tSDCLK –3.7+ W
ns
tDWHA
Address Hold After AMI_WR Deasserted
H + 0.15
ns
tDWHD
Data Hold After AMI_WR Deasserted
H
ns
tDATRWH
4
Data Disable After AMI_WR Deasserted
tSDCLK – 4.3 + H
tSDCLK + 4.9 + H
ns
tWWR
5
AMI_WR High to AMI_WR Low
tSDCLK –1.5+ H
ns
tDDWR
Data Disable Before AMI_RD Low
2 × tSDCLK – 6
ns
tWDE
AMI_WR Low to Data Enabled
tSDCLK – 3.7
ns
W = (number of wait states specified in AMICTLx register) × tSDCLK
H = (number of hold cycles specified in AMICTLx register) × tSDCLK
1 AMI_ACK delay/setup: System must meet tDAAK, or tDSAK, for deassertion of AMI_ACK (low).
2 The falling edge of MSx is referenced.
3 Note that timing for AMI_ACK, AMI_RD, AMI_WR, and strobe timing parameters only applies to asynchronous access mode.
4 See Test Conditions on Page 55 for calculation of hold times given capacitive and dc loads.
5 For Write to Write: tSDCLK + H, for both same bank and different bank. For Write to Read: 3 × tSDCLK + H, for the same bank and different banks.
Figure 20. AMI Write
AMI_ACK
AMI_DATA
tDAWH
tDWHA
tWWR
tDATRWH
tDWHD
tWW
tDDWR
tDDWH
tDAWL
tWDE
tDSAK
tDAAK
AMI_RD
AMI_WR
AMI_ADDR
AMI_MSx
相關(guān)PDF資料
PDF描述
MC7818CT IC REG LDO 18V 1A TO220AB
TAJC477K002RNJ CAP TANT 470UF 2.5V 10% 2312
MC7815BT IC REG LDO 15V 1A TO220AB
TPSW106M020R0500 CAP TANT 10UF 20V 20% 2312
MC7815ACT IC REG LDO 15V 1A TO220AB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21489KSWZ-3B 功能描述:IC CCD SIGNAL PROCESSOR 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21489KSWZ-4A 功能描述:IC CCD SIGNAL PROCESSOR 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21489KSWZ-4B 功能描述:IC CCD SIGNAL PROCESSOR 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21489KSWZ-5B 制造商:Analog Devices 功能描述:450 MHZ SHARC W/ STATIC VOLTAG 制造商:Analog Devices 功能描述:450 MHZ SHARC W/ STATIC VOLTAGE SCALING - Trays 制造商:Analog Devices 功能描述:Digital Signal Processors & Controllers - DSP, DSC High Perf 4th Generation 制造商:Analog Devices 功能描述:450 MHz SHARC w/ Static Voltage Scaling
ADSP-21489KSWZENGA 制造商:Analog Devices 功能描述:SHARC PROCESSOR - Trays