參數(shù)資料
型號(hào): ADSP-2141LKS-E1
廠商: ANALOG DEVICES INC
元件分類: 加密電路
英文描述: DSP
中文描述: TELECOM, DATA ENCRYPTION CIRCUIT, PQFP208
封裝: METRIC, PLASTIC, QFP-208
文件頁(yè)數(shù): 21/39頁(yè)
文件大?。?/td> 257K
代理商: ADSP-2141LKS-E1
REV. 0
ADSP-2141L
–21–
Parameter
Min
Max
Unit
Interrupts and Flags
Timing Requirements:
t
IFS
t
IFH
Switching Characteristics:
t
FOH
t
FOD
IRQx
, FI, or PFx Setup Before CLKOUT Low
1, 2, 3, 4
IRQx
, FI, or PFx Hold After CLKOUT High
1, 2, 3, 4
0.25t
CK
+ 15
0.25t
CK
ns
ns
Flag Output Hold After CLKOUT Low
5
Flag Output Delay from CLKOUT Low
5
0.5t
CK
– 7
ns
ns
0.5t
CK
+ 5
NOTES
1
If
IRQx
and FI inputs meet t
IFS
and t
IFH
setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on
the following cycle. (Refer to the Interrupt Controller Operation section in the Program Control chapter of the
ADSP-2100 Family User’s Manual
for further informa-
tion on interrupt servicing.)
2
Edge-sensitive interrupts require pulsewidths greater than 10 ns; level-sensitive interrupts must be held low until serviced.
3
IRQx
=
IRQ0
,
IRQ1
,
IRQ2
,
IRQL0
,
IRQL1
,
IRQE
.
4
PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7.
5
Flag Outputs = PFx, FL0, FL1, FL2, Flag_out.
t
FOD
t
FOH
t
IFH
t
IFS
CLKOUT
FLAG
OUTPUTS
IRQx
FI
PFx
Figure 11. Interrupts and Flags
相關(guān)PDF資料
PDF描述
ADSP-2141LKS-N1 DSP
ADSP-2187L DSP(Digital Signal Processing)Microcomputer(數(shù)字信號(hào)處理控制器)
ADSP-2189M DSP Microcomputer(數(shù)字信號(hào)處理微型單片機(jī)芯片)
ADSP-2191MBST-140 DSP Microcomputer
ADSP-2191 DSP Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2141LKS-N1 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 208 Pin, Plastic, QFP
ADSP-2141LKSZ-N1 制造商:Analog Devices 功能描述:
ADSP2142MKS300X 制造商:AD 功能描述:*
ADSP-21462W 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor material that is subject to change without notice
ADSP-21465W 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor material that is subject to change without notice