參數(shù)資料
型號(hào): ADSP-2141L
廠商: ANALOG DEVICES INC
元件分類: 加密電路
英文描述: Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
中文描述: TELECOM, DATA ENCRYPTION CIRCUIT, PQFP208
封裝: METRIC, PLASTIC, QFP-208
文件頁(yè)數(shù): 22/39頁(yè)
文件大?。?/td> 257K
代理商: ADSP-2141L
REV. 0
ADSP-2141L
–22–
Parameter
Min
Max
Unit
Bus Request/Bus Grant
Timing Requirements:
t
BH
t
BS
Switching Characteristics:
t
SD
t
SDB
t
SE
t
SEC
t
SDBH
t
SEH
BR
Hold After CLKOUT High
1
BR
Setup Before CLKOUT Low
1
0.25t
CK
+ 2
0.25t
CK
+ 17
ns
ns
CLKOUT High to
xMS
,
RD
,
WR
Disable
xMS
,
RD
,
WR
Disable to BG Low
BG High to
xMS
,
RD
,
WR
Enable
xMS
,
RD
,
WR
Enable to CLKOUT High
xMS
,
RD
,
WR
Disable to
BGH
Low
2
BGH
High to
xMS
,
RD
,
WR
Enable
2
0.25t
CK
+ 10
ns
ns
ns
ns
ns
ns
0
0
0.25t
CK
– 6
0
0
NOTES
xMS
=
PMS
,
DMSL
,
DMSH
,
CMS
,
IOMS
,
BMS.
1
BR
is an asynchronous signal. If
BR
meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise, the signal will be recognized
on the following cycle. Refer to the
ADSP-2100 Family User’s Manual
for
BR
/
BG
cycle relationships.
2
BGH
is asserted when the bus is granted and the processor requires control of the bus to continue.
t
BH
t
BS
t
SD
t
SDB
t
SDBH
CLKOUT
BR
CLKOUT
PMS
,
DMSL
,
BMS
,
RD
,
WR
BG
BGH
t
SEC
t
SE
t
SEH
Figure 12. Bus Request/Bus Grant
相關(guān)PDF資料
PDF描述
ADSP-2141LKS-E1 DSP
ADSP-2141LKS-N1 DSP
ADSP-2187L DSP(Digital Signal Processing)Microcomputer(數(shù)字信號(hào)處理控制器)
ADSP-2189M DSP Microcomputer(數(shù)字信號(hào)處理微型單片機(jī)芯片)
ADSP-2191MBST-140 DSP Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2141LKS-E1 制造商:Analog Devices 功能描述:TELECOM, DATA ENCRYPTION CIRCUIT, PQFP208
ADSP-2141LKS-N1 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 208 Pin, Plastic, QFP
ADSP-2141LKSZ-N1 制造商:Analog Devices 功能描述:
ADSP2142MKS300X 制造商:AD 功能描述:*
ADSP-21462W 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor material that is subject to change without notice