- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375267 > ADSP-21267SKSTZ-X (ANALOG DEVICES INC) Preliminary Technical Data PDF資料下載
參數(shù)資料
| 型號： | ADSP-21267SKSTZ-X |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Preliminary Technical Data |
| 中文描述： | 16-BIT, 50 MHz, OTHER DSP, PQFP144 |
| 封裝： | MS-026BFB, LQFP-144 |
| 文件頁數(shù)： | 36/44頁 |
| 文件大小： | 454K |
| 代理商： | ADSP-21267SKSTZ-X |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Rev. PrA
|
Page 36 of 44
|
January 2004
ADSP-21267
PRELIMINARY TECHNICAL DATA
OUTPUT DRIVE CURRENTS
Figure 28
shows typical I-V characteristics for the output driv-
ers of the ADSP-21267. The curves represent the current drive
capability of the output drivers as a function of output voltage.
TEST CONDITIONS
The ac signal specifications (timing parameters) appear
Table 9
on page 18
through
Table 30 on page 35
. These include output
disable time, output enable time, and capacitive loading.
Timing is measured on signals when they cross the 1.5 V level as
described in
Figure 30 on page 36
. All delays (in nanoseconds)
are measured between the point that the first signal reaches
1.5 V and the point that the second signal reaches 1.5 V.
CAPACITIVE LOADING
Output delays and holds are based on standard capacitive loads:
12 pF on all pins (see
Figure 29
).
Figure 32
shows graphically
how output delays and holds vary with load capacitance (Note
that this graph or derating does not apply to output disable
delays. The graphs of
Figure 31
,
Figure 32
and
Figure 33
may
not be linear outside the ranges shown for Typical Output Delay
vs. Load Capacitance and Typical Output Rise Time (20%-80%,
V=Min) vs. Load Capacitance.
Figure 28. ADSP-21267 Typical Drive
Figure 29. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
Figure 30. Voltage Reference Levels for AC Measurements
SWEEP (VDDEXT) VOLTAGE - V
-20
0
3.5
0.5
1
1.5
2
2.5
3
0
-40
-30
20
40
-10
S
VOL TBD
VOH TBD
30
10
1.5V
30pF
TO
OUTPUT
PIN
50
INPUT
OOR
1.5V
Figure 31. Typical Output Rise Time
(20%-80%, V
DDEXT
= Max)
Figure 32. Typical Output Rise/Fall Time
(20%-80%, V
DDEXT
= Min)
LOAD CAPACITANCE - PF
8.0
0
0
120
40
100
12.0
4.0
2.0
10.0
6.0
R
80
60
20
TBD
LOAD CAPACITANCE - pF
12
0
120
20
40
60
80
100
10
8
6
4
R
2
0
TBD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21362 | SHARC Processor |
| ADSP-21362BBC-1AA | SHARC Processor |
| ADSP-21362BBCZ-1AA | SHARC Processor |
| ADSP-21362KBC-1AA | SHARC Processor |
| ADSP-21362KBCZ-1AA | SHARC Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21362 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| adsp-21362bbc-1aa | 制造商:Analog Devices 功能描述: |
| ADSP-21362BBCZ-1AA | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 333 MHz Processor includes DTCP/SPDIF RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| ADSP-21362BSWZ-1AA | 功能描述:IC DSP 32BIT 333MHZ EPAD 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21362KBC-1AA | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 333MHz 333MIPS 136-Pin CSP-BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。