- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364642 > ADS8481IBRGZRG4 18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS8481IBRGZRG4 |
| 英文描述： | 18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
| 中文描述： | 18位，1 MSPS的，偽差分單極輸入，微采樣模擬到數(shù)字轉(zhuǎn)換并行接口和參考 |
| 文件頁數(shù)： | 6/31頁 |
| 文件大?。?/td> | 717K |
| 代理商： | ADS8481IBRGZRG4 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
www.ti.com
TIMING CHARACTERISTICS
All specifications typical at –40°C to 85°C, +VA =+VBD = 5 V
(1)(2)(3)
ADS8481
SLAS385A–FEBRUARY 2006–REVISED MARCH 2006
PARAMETER
MIN
TYP
MAX
710
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ns
ns
t
(CONV)
t
(ACQ)
t
(HOLD)
t
pd1
t
pd2
t
pd3
t
w1
t
su1
t
w2
Conversion time
Acquisition time
Sample capacitor hold time
CONVST low to BUSY high
Propagation delay time, end of conversion to BUSY low
Propagation delay time, start of convert state to rising edge of BUSY
Pulse duration, CONVST low
Setup time, CS low to CONVST low
Pulse duration, CONVST high
CONVST falling edge jitter
Pulse duration, BUSY signal low
Pulse duration, BUSY signal high
Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE or
BUS18/16 input changes) after CONVST low
Delay time, CS low to RD low
Setup time, RD high to CS high
Pulse duration, RD low
Enable time, RD low (or CS low for read cycle) to data valid
Delay time, data hold from RD high
Delay time, BUS18/16 or BYTE rising edge or falling edge to data valid
Pulse duration, RD high
Pulse duration, CS high
Hold time, last RD (or CS for read cycle ) rising edge to CONVST falling edge
Propagation delay time, BUSY falling edge to next RD (or CS for read cycle) falling
edge
Delay time, BYTE edge to BUS18/16 edge skew
Setup time, BYTE or BUS18/16 transition to RD falling edge
Hold time, BYTE or BUS18/16 transition to RD falling edge
Disable time, RD high (CS high for read cycle) to 3-stated data bus
Delay time, BUSY low to MSB data valid delay
Delay time, CS rising edge to BUSY falling edge
Delay time, BUSY falling edge to CS rising edge
BYTE transition setup time, from BYTE transition to next BYTE transition, or BUS18/16
transition setup time, from BUS18/16 to next BUS18/16.
Setup time from the falling edge of CONVST (used to start the valid conversion) to the
next falling edge of CONVST (when CS = 0 and CONVST are used to abort) or to the
next falling edge of CS (when CS is used to abort).
250
25
40
15
15
40
20
20
10
t
w3
t
w4
t
h1
t
(ACQ)
min
710
40
ns
t
d1
t
su2
t
w5
t
en
t
d2
t
d3
t
w6
t
w7
t
h2
t
pd4
0
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
50
20
5
10
20
20
50
20
0
ns
t
d4
t
su3
t
h3
t
dis
t
d5
t
d6
t
d7
t
su5
0
ns
ns
ns
ns
ns
ns
ns
10
10
20
0
50
50
50
ns
t
su(ABORT)
60
610
ns
(1)
(2)
(3)
All input signals are specified with t
r
= t
f
= 5 ns (10% to 90% of +VBD) and timed from a voltage level of (V
IL
+ V
IH
)/2.
See timing diagrams.
All timing are measured with 20-pF equivalent loads on all data bits and BUSY pins.
6
Submit Documentation Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS8481IBRGZT | 18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
| ADS8481IBRGZTG4 | 18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
| ADS8481IPFBR | 18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
| ADS8481IPFBT | 18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
| ADS8481IRGZR | 18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8481IBRGZT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 1-MSPS Pseudo Diff Unipolar Input RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8481IBRGZTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 1-MSPS Pseudo Diff Unipolar Input RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8481IPFBR | 制造商:BB 制造商全稱:BB 功能描述:18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
| ADS8481IPFBT | 制造商:BB 制造商全稱:BB 功能描述:18-BIT, 1-MSPS, PSEUDO-DIFFERENTIAL UNIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE |
| ADS8481IRGZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 1MSPS Parall ADC w/Ref RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。