- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362147 > ADS8413IRGZT 16-BIT, 2-MSPS, LVDS SERIAL INTERFACE, SAR ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | ADS8413IRGZT |
| 英文描述： | 16-BIT, 2-MSPS, LVDS SERIAL INTERFACE, SAR ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 16位，2 MSPS的LVDS串行接口，SAR類比數(shù)位轉(zhuǎn)換器 |
| 文件頁數(shù)： | 17/38頁 |
| 文件大小： | 1197K |
| 代理商： | ADS8413IRGZT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
www.ti.com
BUS_BUSY #1
RD #2
SYNC_O #1
SYNC_I #2
CLK_O #1
CLK_I #2
t
d16
LSB #1
LSB 1
#1
SDO #1
SDO #2
CS = 0
15R
16R
17R
18R
t
d15
BUSY_BUS #2 = 1
17R
18R
17F
CLK_O #2
SYNC_O #2
t
pd1
#1 DATA
LSB #1
LSB 1
#1
MSB
MSB 1
#2 DATA
CASCADE
ADS8413
SLAS490–OCTOBER 2005
Figure 12. Data Propagation from Device
n
to Device
n+1
in Daisy Chain Mode
As shown in
Figure 12
there is a propagation delay of t
pd1
from SYNC_I to SYNC_O or SDI to SDO. Note that
the data frames of all devices in the chain appear seamless at the last device output. The rising edge of
SYNC_O occurs at an interval of 16 clocks (or 8 clocks in BYTE mode); this can be used as a data frame sync.
The deserializer at the output of the last device can shift the data on every falling edge of the clock and it can
latch the parallel 16-bit word on the second rising edge of CLK_O (shown as 18R) after every rising edge of
SYNC_O.
Figure 13
shows the cascade connection. The signals shown with double lines are LVDS and the others are
CMOS. Cascade mode is selected by setting MODE_C/D = 1. Similar to daisy chain, the first device in the chain
is identified by selecting LAT_Y/N = 0. For all other devices in the chain LAT_Y/N = 1. See
Table 1
for more
details on device configuration. SDO, CLK_O, and SYNC_O are connected to the common bus. This means only
one device occupies the bus at a time, while LVDS drivers for all other devices 3-state. Unlike SDO and
SYNC_O, the clock cannot be switched out from device to device as the receiver requires a continuous clock. So
only device 1 outputs the clock and CLK_O of all other devices is 3-stated by appropriately setting M1+ and M1-
as listed in
Table 1
.
17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS8413IRGZTG4 | 16-BIT, 2-MSPS, LVDS SERIAL INTERFACE, SAR ANALOG-TO-DIGITAL CONVERTER |
| ADS8413IBRGZR | 16-BIT, 2-MSPS, LVDS SERIAL INTERFACE, SAR ANALOG-TO-DIGITAL CONVERTER |
| ADS8413IBRGZRG4 | 16-BIT, 2-MSPS, LVDS SERIAL INTERFACE, SAR ANALOG-TO-DIGITAL CONVERTER |
| ADS8413IBRGZT | 16-BIT, 2-MSPS, LVDS SERIAL INTERFACE, SAR ANALOG-TO-DIGITAL CONVERTER |
| ADS8413IBRGZTG4 | 16-BIT, 2-MSPS, LVDS SERIAL INTERFACE, SAR ANALOG-TO-DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8413IRGZTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-bit Uni Diff In Smp rt 4.75-5.25V RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8422 | 制造商:BB 制造商全稱:BB 功能描述:16-BIT, 4-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE, REFERENCE |
| ADS8422EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DATA CONVERTER RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADS8422IB | 制造商:BB 制造商全稱:BB 功能描述:16-BIT, 4-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE, REFERENCE |
| ADS8422IBPFBR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit MSPS Parallel ADC w/Ref RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。