- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10707 > ADS8364Y/250 (Texas Instruments)IC ADC LP 16BIT 250KSPS 64TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS8364Y/250 |
| 廠商： | Texas Instruments |
| 文件頁(yè)數(shù)： | 8/26頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC LP 16BIT 250KSPS 64TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Basics |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 6 |
| 功率耗散（最大）： | 471.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（10x10） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 12 個(gè)單端，雙極；6 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 893 (CN2011-ZH PDF) |
| 配用： | 296-30708-ND - EVAL MODULE FOR ADS8364 ADS8364EVM-ND - EVALUATION MODULE FOR BQ2018 |
| 其它名稱： | 296-13449-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
ADS8364
16
SBAS219C
www.ti.com
The HOLD signals will start conversion automatically on the
next clock cycle. The format of the two words that can be
writing to ADS8364 are shown in Table V.
GETTING DATA
Flexible output modes: (A0, A1, A2)
The ADS8364 has three different output modes that are se-
lected with A2, A1, and A0.
With (A2 A1 A0) = 000 to 101, a particular channel can directly
be addressed (see Table II and Figure 9). The channel address
should be set at least 10ns (see Figure 9, tD9) before the falling
edge of RD and should not change as long as RD is LOW. In
this standard address mode, ADD will be ignored, but should be
connected to either ground or supply.
With (A2 A1 A0) = 110, the interface is running in a cycle mode
(see Figure 11). Here, data 7 down to 0 of channel A0 is read
on the first RD-signal and 15 down to 8 on the second as BYTE
is HIGH. Then A1 on the second, followed by B0, B1, C0, and
finally, C1 before reading A0 again. Data from channel A0 is
brought to the output first after a reset-signal or after powering
the part up. The third mode is a FIFO mode that is addressed
with (A2 A1 A0 = 111). Data of the channel that is converted first
will be read first. So, if a particular channel pair is most
interesting and is converted more frequently (e.g., to get a
history of a particular channel pair) then there are three output
registers per channel available to store data.
ADD = 1
BYTE = 0
BYTE = 1
A2A1A0
1st RD
2nd RD
1st RD
2nd RD
3rd RD
000
db15...db0
no 2nd RD
db7...db0
db15...db8
no 3rd RD
001
db15...db0
no 2nd RD
db7...db0
db15...db8
no 3rd RD
010
db15...db0
no 2nd RD
db7...db0
db15...db8
no 3rd RD
011
db15...db0
no 2nd RD
db7...db0
db15...db8
no 3rd RD
100
db15...db0
no 2nd RD
db7...db0
db15...db8
no 3rd RD
101
db15...db0
no 2nd RD
db7...db0
db15...db8
no 3rd RD
110
1000 0000 0000 dv a2 a1 a0
db15...db0
dv a2 a1 a0 db3 db2 db0
db7...db0
db15...db8
111
1000 0000 0000 dv a2 a1 a0
db15...db0
dv a2 a1 a0 db3 db2 db0
db7...db0
db15...db8
TABLE IV. Overview Over the Output formats Depending on the Mode in Case ADD = 1
DB7 (MSB)
DB6
DB5
DB4
DB3
DB2
DB1
DB0 (LSB)
1X
X
ADD
A2
A1
A0
0
X
RESET
HOLDA
HOLDB
HOLDC
TABLE V. Data Register Bits.
ADD = 0
BYTE = 0
BYTE = 1
A2 A1 A0
1st RD
2nd RD
1st RD
2nd RD
3rd RD
000
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
001
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
010
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
011
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
100
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
101
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
110
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
111
db15...db0 no 2nd RD
db7...db0
db15...db8
no 3rd RD
TABLE III. Overview of the Output Formats Depending
on the Mode (Case ADD = 0).
If all the output registers are filled up with unread data and new
data from an additional conversion has to get latched in, then
the oldest data gets thrown away. If a read process is going on
(RD-signal LOW) and new data has to be stored, then the
ADS8364 will wait until the read process is finished (RD-signal
going HIGH) before the new data gets latched into its output
register. Again, with the ADD signal, it can be chosen if the
address should be added to the output data.
New data is always written into the next available register. At t0
(see Figure 12), the reset deletes all the existing data. At t1, the
new data of the channels A0 and A1 are put into registers 0 and
1. At t2, the read process of channel A0 data is finished.
Therefore, this data is dumped and A1 data is shifted to register
0. At t3, new data is available, this time from channels B0, B1,
C0 and C1. This data is written into the next available registers
(registers 1, 2, 3, and 4).
On t4, the new read process of channel A1 data is finished.
The new data of channel C0 and C1 at t5 is put on top
(registers 4 and 5).
In Cycle mode and in FIFO mode, the ADS8364 offers the
ability to add the address of the channel to the output data.
As there is just a 16-bit bus available (or 8-bit bus in the case
byte is HIGH), an additional (RD-signal is necessary to get
the information (see Table III and Table IV).
The Output Code (DB15…DB0)–In the standard address
mode (A2 A1 A0 = 000…101), the ADS8364 has a 16-bit output
word on pins DB15…DB0 if BYTE = 0. If BYTE = 1 then two
RD-impulses are necessary to first read the lower bits then the
higher bits on either DB7…DB0 or DB15...DB8.
The address of the channel (a2a1a0) and a data valid (dv) bit
is added to the data if the ADS8364 is operated in the cycle
or in the FIFO-mode and ADD is set HIGH. If BYTE = 0, then
the data valid and the address of the channel is active during
the first (RD-impulse (1000 0000 0000 dv a2 a1 a0). During
the second (RD, the 16-bit data word can be read (db15…db0).
If BYTE = 1, then three (RD-impulses are needed. On the first
one, data valid, the three address bits and the data bits
db3…db0 (dv, a2, a1, a0, db3, db2, db1, db0) are read,
followed by the eight lower bits of the 16-bit data word
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J1N-MY-F1 | CONVERTER MOD DC/DC 18.5V 50W |
| VI-BTW-MY-B1 | CONVERTER MOD DC/DC 5.5V 50W |
| VI-J1N-MY-F4 | CONVERTER MOD DC/DC 18.5V 50W |
| VI-BTV-MY-B1 | CONVERTER MOD DC/DC 5.8V 50W |
| FIN1019MX | IC DRVR/RCVR 3.3V HS LVDS 14SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8365 | 制造商:BB 制造商全稱:BB 功能描述:16-Bit, 250kSPS, 6-Channel, Simultaneous Sampling SAR ANALOG-TO-DIGITAL CONVERTERS |
| ADS8365IPAG | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16B 250kSPS 6Ch Simu Sampling SAR ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8365IPAGG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16B 250kSPS 6Ch Simu Sampling SAR ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8365IPAGG-4 | 制造商:Texas Instruments 功能描述:IC, SM 16-BIT ADC 6CH SAR |
| ADS8365IPAGR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 B 250k SPS 6 Ch Smltns Smplg SARADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。