- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362145 > ADS7863 Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | ADS7863 |
| 英文描述： | Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 雙路，1.5Msps的，12位，2通道，同步采樣模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 12/30頁 |
| 文件大?。?/td> | 637K |
| 代理商： | ADS7863 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
www.ti.com
P
CLOCK
The ADC uses an external clock in the range of
1MHz to 24MHz. 12 clock cycles are needed for a
complete conversion; one additional clock cycle is
used for pre-charging the sample capacitors. With a
minimum of 16 clocks required per conversion, three
clock cycles are used for sampling.
Analog-to-Digital Converter (ADC)
ADS7863
SBAS383–JUNE 2007
With t
ACQ
= 125ns, the minimum bandwidth of the
driving amplifier is 11.5MHz. The required bandwidth
can be lower if the application allows a longer
acquisition time.
A gain error occurs if a given application does not
fulfill the settling requirement shown in
Equation 1
.
As a result of precharging the capacitors, linearity
and THD are not directly affected.
The CLOCK duty cycle should be 50%. However, the
ADS7863 functions properly with a duty cycle
between 30% and 70%.
The
recommended; in addition to offering the required
bandwidth, it provides a low offset and also offers
excellent THD performance.
OPA365
from
Texas
Instruments
is
RESET
The phase margin of the driving operational amplifier
is usually reduced by the ADC sampling capacitor. A
resistor placed between the capacitor and the
amplifier limits this effect; therefore, an internal 200
resistor (R
SER
) is placed in series with the switch.
The switch resistance (R
SW
) is typically 50
(see
Equivalent Input Circuit
).
The ADS7863 features an internal power-on reset
(POR) function. However, an external reset can also
be issued using SDI Register bits A[2:0] (see the
Digital
section).
REF
IN
The reference input is not buffered and is directly
connected to the ADC. The converter generates
spikes on the reference input voltage because of
internal switching. Therefore, an external capacitor to
the analog ground (AGND) should be used to
stabilize the reference input voltage. This capacitor
should be at least 470nF. Ceramic capacitors (X5R
type) with values up to 1
μ
F are commonly available
as SMD in 0402 size.
The differential input voltage range of the ADC is
±
V
REF
, the voltage at the REF
IN
pin.
It is important to keep the voltage to all inputs within
the 0.3V limit below AGND and above AV
DD
while
not allowing dc current to flow through the inputs.
Current
is
only
necessary
sample-and-hold capacitors.
to
recharge
the
REF
OUT
The ADS7863 includes a low-drift, 2.5V internal
reference source. This source feeds a 10-bit string
DAC that is controlled via the serial interface. As a
result of this architecture, the voltage at the REF
OUT
pin is programmable in 2.44mV steps and can be
adjusted to specific application requirements without
the use of additional external components.
The ADS7863 includes two SAR-type, 1.5MSPS,
12-bit ADCs (shown in the
Functional Block Diagram
on the front page of this data sheet).
CONVST
The analog inputs are held with the rising edge of the
CONVST (conversion start) signal. The setup time of
CONVST referred to the next rising edge of CLOCK
(system clock) is 12ns (minimum). The conversion
automatically starts with the rising CLOCK edge.
CONVST should not be issued during a conversion,
that is, when BUSY is high.
However, the DAC output voltage should not be
programmed below 0.5V to ensure the correct
functionality of the reference output buffer. This
buffer is connected between the DAC and the
REF
OUT
pin, and is capable of driving the capacitor
at the REF
IN
pin. A minimum of 470nF is required to
keep
the
reference
stable
discussion of REF
IN
above). For applications that use
an external reference source, the internal reference
can be disabled using bit RP in the SDI Register
(see the
Digital
section). The settling time of the
REF
OUT
pin is 100
μ
s. The default value of the
REF
OUT
pin after power-up is 2.5V.
RD (read data) and CONVST can be shorted to
minimize necessary software and wiring. The RD
signal is triggered by the ADS7863 on the falling
edge of CLOCK. Therefore, the combined signals
must be activated with the rising CLOCK edge. The
conversion then starts with the subsequent rising
CLOCK edge.
(see
the
previous
12
Submit Documentation Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| ADS7863I | Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS7863IDBQ | Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS7863IDBQR | Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS7863IRGE | Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS7863IRGER | Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7863_08 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual, 2MSPS, 12-Bit, 2 + 2 or 3 + 3 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS7863ADBQ | 功能描述:ANALOG TO DIGITAL CONVERTERS - A 制造商:texas instruments 系列:* 包裝:管件 零件狀態(tài):在售 封裝/外殼:24-SSOP（0.154"，3.90mm 寬） 供應商器件封裝:24-SSOP 標準包裝:50 |
| ADS7863ADBQR | 制造商:Texas Instruments 功能描述:IC ADC 12BIT SER 2M 24QSOP |
| ADS7863ARGER | 功能描述:ANALOG TO DIGITAL CONVERTERS - A 制造商:texas instruments 系列:* 包裝:帶卷（TR） 零件狀態(tài):在售 封裝/外殼:24-VFQFN 裸露焊盤 供應商器件封裝:24-VQFN（4x4） 標準包裝:3,000 |
| ADS7863ARGET | 制造商:Texas Instruments 功能描述:IC ADC 12BIT DUAL 2MSPS 24-VQFN |
發(fā)布緊急采購，3分鐘左右您將得到回復。