- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364639 > ADS5541 MOSFET, N SC-75AMOSFET, N SC-75A; Transistor type:MOSFET; Transistor polarity:N; Voltage, Vds max:20V; Case style:SC-75A; Current, Id cont:0.14A; Current, Idm pulse:0.5A; Power, Pd:0.25W; Resistance, Rds on:10R; SMD:1; Depth, PDF資料下載
參數(shù)資料
| 型號： | ADS5541 |
| 英文描述： | MOSFET, N SC-75AMOSFET, N SC-75A; Transistor type:MOSFET; Transistor polarity:N; Voltage, Vds max:20V; Case style:SC-75A; Current, Id cont:0.14A; Current, Idm pulse:0.5A; Power, Pd:0.25W; Resistance, Rds on:10R; SMD:1; Depth, |
| 中文描述： | 14位，80Msps模擬到數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 25/30頁 |
| 文件大?。?/td> | 401K |
| 代理商： | ADS5541 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁
SBAS308A MAY 2004 REVISED MARCH 2005
www.ti.com
25
0.01
μ
F
CLKP
ADS5542
CLKM
0.01
μ
F
Differential Square Wave
or Sine Wave
(3V
PP
)
Figure 44. AC-Coupled, Differential Clock Input
For high input frequency sampling, it is recommended
to use a clock source with very low jitter. Additionally,
the internal ADC core uses both edges of the clock for
the conversion process. This means that, ideally, a 50%
duty cycle should be provided. Figure 45 shows the
performance variation of the ADC versus clock duty
cycle.
100
95
90
85
80
75
70
65
Clock Duty Cycle
%
40
50
45
55
60
f
IN
= 20MHz
SFDR
SNR
S
S
Figure 45. AC Performance vs Clock Duty Cycle
Bandpass filtering of the source can help produce a
50% duty cycle clock and reduce the effect of jitter.
When using a sinusoidal clock, the clock jitter will further
improve as the amplitude is increased. In that sense,
using a differential clock allows for the use of larger
amplitudes without exceeding the supply rails and
absolute maximum ratings of the ADC clock input.
Figure 46 shows the performance variation of the
device versus input clock amplitude. For detailed
clocking schemes based on transformer or PECL-level
clocks, refer to the ADS55xxEVM User’s Guide
(SLWU010), available for download from www.ti.com.
95
90
85
80
75
70
65
Differential Clock Amplitude
V
0
0.5
1.0
1.5
2.0
2.5
3.0
f
IN
= 70MHz
SFDR
SNR
S
S
Figure 46. AC Performance vs Clock Amplitude
OUTPUT INFORMATION
The ADC provides 14 data outputs (D13 to D0, with D13
being the MSB and D0 the LSB), a data-ready signal
(CLKOUT, pin 43), and an out-of-range indicator (OVR,
pin 64) that equals 1 when the output reaches the
full-scale limits.
Two different output formats (straight offset binary or
two’s complement) and two different output clock
polarities (latching output data on rising or falling edge
of the output clock) can be selected by setting DFS
(pin 40) to one of four different voltages. Table 3 details
the four modes. In addition, output enable control (OE,
pin 41, active high) is provided to put the outputs into a
high-impedance state.
In the event of an input voltage overdrive, the digital
outputs go to the appropriate full-scale level. For a
positive overdrive, the output code is 0xFFF in straight
offset binary output format, and 0x7FF in 2’s
complement output format. For a negative input
overdrive, the output code is 0x000 in straight offset
binary output format, and 0x800 in 2’s complement
output format. These outputs to an overdrive signal are
ensured through design and characterization
The output circuitry of the ADS5542, by design,
minimizes the noise produced by the data switching
transients, and, in particular, its coupling to the ADC
analog circuitry. Output D2 (pin 51) senses the load
capacitance and adjusts the drive capability of all the
output pins of the ADC to maintain the same output slew
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS5542 | 14-Bit, 80MSPS Analog-to-Digital Converter |
| ADS5520 | 14-Bit, 80MSPS Analog-to-Digital Converter |
| ADS5521IPAP | 12-Bit, 105MSPS Analog-toDigital Converter |
| ADS5521IPAPR | 12-Bit, 105MSPS Analog-toDigital Converter |
| ADS574 | Microprocessor-Compatible Sampling CMOS ANALOG-TO-DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS5541EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS5541 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADS5541IPAP | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 105MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS5541IPAPG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 105MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS5541IPAPR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 105MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS5541IPAPRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 105MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。