
REV. A
ADP3417
–3–
ABSOLUTE MAXIMUM RATINGS
*
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
–
0.3 V to +15 V
BST . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
–
0.3 V to +30 V
BST to SW . . . . . . . . . . . . . . . . . . . . . . . . . .
–
0.3 V to +15 V
SW . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
–
5.0 V to +25 V
IN . . . . . . . . . . . . . . . . . . . . . . . . . . . .
–
0.3 V to VCC + 0.3 V
Operating Ambient Temperature Range . . . . . . . 0
°
C to 70
°
C
Operating Junction Temperature Range . . . . . . 0
°
C to 125
°
C
θ
JA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
°
C/W
θ
JC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
°
C/W
Storage Temperature Range . . . . . . . . . . . .
–
65
°
C to +150
°
C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . 300
°
C
*
This is a stress rating only; operation beyond these limits can cause the device to
be permanently damaged. Unless otherwise specified, all voltages are referenced
to PGND.
PIN CONFIGURATION
IN
VCC
BST
NC
DRVH
SW
DRVL
PGND
NC = NO CONNECT
ADP3417
(TOP VIEW
1
2
3
4
8
7
6
5
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Function
1
BST
Floating Bootstrap Supply for the Upper MOSFET. A capacitor connected between BST and SW Pins
holds this bootstrapped voltage for the high side MOSFET as it is switched. The capacitor should be
chosen between 100 nF and 1 F.
Logic-level input signal that has primary control of the drive outputs.
No Connection
Input Supply. This pin should be bypassed to PGND with ~1
μ
F ceramic capacitor.
Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.
Power Ground. Should be closely connected to the source of the lower MOSFET.
This pin is connected to the buck-switching node, close to the upper MOSFET
’
s source. It is the floating
return for the upper MOSFET drive signal. It is also used to monitor the switched voltage to prevent turn-
on of the lower MOSFET until the voltage is below ~1 V. Thus, according to operating conditions, the
high low transition delay is determined at this pin.
Buck Drive. Output drive for the upper (buck) MOSFET.
2
3
4
5
6
7
IN
NC
VCC
DRVL
PGND
SW
8
DRVH
ORDERING GUIDE
Temperature Package
Range
Package
Option
Model
Description
ADP3417JR 0
°
C to 70
°
C
8-Lead Standard
Small Outline (SOIC)
SO
IC
-8
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the ADP3417 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE