- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223311 > ADP1875ARQZ-0.3-R7 (ANALOG DEVICES INC) SWITCHING CONTROLLER, 300 kHz SWITCHING FREQ-MAX, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | ADP1875ARQZ-0.3-R7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | SWITCHING CONTROLLER, 300 kHz SWITCHING FREQ-MAX, PDSO16 |
| 封裝： | ROHS COMPLIANT, MO-137AB, QSOP-16 |
| 文件頁數(shù)： | 11/44頁 |
| 文件大?。?/td> | 2475K |
| 代理商： | ADP1875ARQZ-0.3-R7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADP1874/ADP1875
Rev. 0 | Page 19 of 44
THEORY OF OPERATION
The ADP1874/ADP1875 are versatile current mode, synchronous
step-down controllers that provide superior transient response,
optimal stability, and current limit protection by using a constant
on-time, pseudo-fixed frequency with a programmable current-
sense gain, current-control scheme. In addition, these devices offer
optimum performance at low duty cycles by using a valley, current
mode control architecture. This allows the ADP1874/ADP1875
to drive all N-channel power stages to regulate output voltages
to as low as 0.6 V.
STARTUP
The ADP1874/ADP1875 have an internal regulator (VREG) for
biasing and supplying power for the integrated MOSFET drivers.
A bypass capacitor should be located directly across the VREG
(Pin 7) and PGND (Pin 13) pins. Included in the power-up
sequence is the biasing of the current-sense amplifier, the current-
sense gain circuit (see the Programming Resistor (RES) Detect
Circuit section), the soft start circuit, and the error amplifier.
The current-sense blocks provide valley current information
(see the Programming Resistor (RES) Detect Circuit section)
and are a variable of the compensation equation for loop stability
(see the Compensation Network section). The valley current
information is extracted by forcing a voltage across the RES and
PGND pins, which generates a current depending on the resistor
value across RES and PGND. The current through the resistor is
used to set the current-sense amplifier gain. This process takes
approximately 800 μs, after which the drive signal pulses appear
at the DRVL and DRVH pins synchronously, and the output
voltage begins to rise in a controlled manner through the soft
start sequence.
The rise time of the output voltage is determined by the soft
start and error amplifier blocks (see the Soft Start section). At
the beginning of a soft start, the error amplifier charges the
external compensation capacitor, causing the COMP pin to
begin to rise (see Figure 66). Tying the VREG pin to the EN pin
via a pull-up resistor causes the voltage at this pin to rise above the
enable threshold of 630 mV to enable the ADP1874/ADP1875.
SOFT START
The ADP1874 employs externally programmable, soft start
circuitry that charges up a capacitor tied to the SS pin to GND.
This prevents input in-rush current through the external MOSFET
from the input supply (VIN). The output tracks the ramping voltage
by producing PWM output pulses to the upper-side MOSFET.
The purpose is to limit the in-rush current from the high
voltage input supply (VIN) to the output (VOUT).
PRECISION ENABLE CIRCUITRY
The ADP1874/ADP1875 have precision enable circuitry. The
precision enable threshold is 630 mV with 30 mV of hysteresis
(see Figure 65). Connecting the EN pin to GND disables the
ADP1874/ADP1875, reducing the supply current of the device
to approximately 140 μA.
PRECISION
ENABLE COMP.
TO ENABLE
ALL BLOCKS
EN
630mV
VREG
10k
09
34
7-
06
4
Figure 65. Connecting EN Pin to VREG via a Pull-Up Resistor to Enable the
ADP1874/ADP1875
COMP
2.4V
1.0V
500mV
0V
MAXIMUM CURRENT (UPPER CLAMP)
ZERO CURRENT
USABLE RANGE ONLY AFTER SOFT START
PERIOD IF CONTUNUOUS CONDUCTION
MODE OF OPERATION IS SELECTED.
LOWER CLAMP
09
34
7-
06
5
Figure 66. COMP Voltage Range
UNDERVOLTAGE LOCKOUT
The undervoltage lockout (UVLO) feature prevents the part from
operating both the upper- and lower-side MOSFETs at extremely
low or undefined input voltage (VIN) ranges. Operation at an
undefined bias voltage may result in the incorrect propagation
of signals to the high-side power switches. This, in turn, results
in invalid output behavior that can cause damage to the output
devices, ultimately destroying the device tied at the output. The
UVLO level is set at 2.65 V (nominal).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADP2121ACBZ-1.85R7 | 1.222 A SWITCHING REGULATOR, 6640 kHz SWITCHING FREQ-MAX, PBGA6 |
| ADS-119MC | 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP24 |
| ADS6243IRGZT | 2-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC48 |
| ADS6242IRGZTG4 | 2-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC48 |
| ADS7806PB | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP1875ARQZ-1.0-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 16-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
| ADP1876 | 制造商:AD 制造商全稱:Analog Devices 功能描述:600 kHz Dual Output Synchronous Buck |
| ADP1876ACPZ-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 32LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 特色產(chǎn)品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 標(biāo)準(zhǔn)包裝:1 系列:PowerWise® PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.5 V ~ 18 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-5°C ~ 125°C 封裝/外殼:32-WFQFN 裸露焊盤 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1303 (CN2011-ZH PDF) 其它名稱:LM3754SQDKR |
| ADP1876-EVALZ | 功能描述:BOARD EVAL FOR ADP1876 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:DC/DC，步降 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:3.3V 電流 - 輸出:3A 輸入電壓:4.5 V ~ 28 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):降壓 頻率 - 開關(guān):250kHz 板類型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名稱:497-12113STEVAL-ISA094V1-ND |
| ADP1877 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Output Synchronous Buck PWM Controller With Tracking |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。