1. CL
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� ADN4697EBRZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 5/20闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC RCVR LVDS 2CH 14SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 56
绯诲垪锛� *
Data Sheet
ADN4696E/ADN4697E
Rev. 0 | Page 13 of 20
RECEIVER MEASUREMENTS
A
NOTES
1. CL IS 20%, CERAMIC, SURFACE MOUNT, AND
PROBE/STRAY CAPACITANCE < 2cm FROM D.U.T.
VOUT
CL
15pF
B
10355-
030
RO
RE
VID
Figure 30. Receiver Timing Measurement
A
1.4V
1.0V
1.2V
RE INPUT
NOTES
1. CL IS 20% AND INCLUDES PROBE/STRAY
CAPACITANCE < 2cm FROM D.U.T.
2. RL IS 1% METAL FILM, SURFACE MOUNT, < 2cm FROM D.U.T.
VOUT
CL
15pF
RL
499
B
10355-
031
RO
RE
VTEST
Figure 31. Receiver Enable/Disable Time
NOTES
1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM;
100MHz; 50 卤1% DUTY CYCLE.
2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.
VOH
VOL
0V
1/f0
INPUT
(VA 鈥� VB)
10355-
032
0.5VCC
1/f0
OUTPUT
(IDEAL)
VOH
VOL
OUTPUT
(ACTUAL)
tc(n)
tJ(PER) = |tc(n) 鈥� 1f0|
Figure 32. Receiver Period Jitter Characteristics
NOTES
1. INPUT PULSE GENERATOR: 50MHz; 50 卤5% DUTY CYCLE; tR, tF 鈮� 1ns.
2. MEASURED ON TEST EQUIPMENT WITH 鈥�3dB BANDWIDTH 鈮� 1GHz.
3. TYPE 2 RECEIVER: |VID| = 0.4V
tRPHL
VA
0.5VCC
VB
VOH
VOL
VID
VOUT
0.2V
鈥�0.2V
0V
90%
10%
90%
10%
0V
1.0V
1.2V
tF
tRPLH
tR
10355-
033
Figure 33. Receiver Propagation and Rise/Fall Times
0.5VCC
VCC
0V
VCC
0V
VOL
VOH
0.5VCC
VOH 鈥� 0.5V
RE INPUT
(VTEST = VCC)
(A = 1V)
VOUT
(VTEST = 0V)
(A = 1.4V)
10355-
034
tRPZH
tRPZL
VOL + 0.5V
tRPHZ
tRPLZ
NOTES
1. INPUT PULSE GENERATOR: 500kHz; 50 卤5% DUT Y CYCLE;
tR, tF 鈮� 1ns.
Figure 34. Receiver Enable/Disable Times
NOTES
1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM;
200Mbps; 215鈥�1PRBS.
2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.
VOH
VOL
VA
VB
OUTPUT
INPUT
(PRBS)
tJ(PP)
0.5VCC
10355-
035
Figure 35. Receiver Peak-to-Peak Jitter Characteristics
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ADN8102ACPZ-R7 IC EQUALIZER 4CH XSTREAM 64LFCSP
ADP5585ACPZ-01-R7 IC PORT EXPANDER 10I/O 16LFCSP
ADP5587ACPZ-1-R7 IC I/O EXPANDER/KEYBRD CTRLR
ADP5588ACPZ-R7 IC KEYPAD SCANNER GPIO PORT EXP
ADP5589ACPZ-00-R7 IC KEY DECODER 19I/O EXP 24LFCSP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ADN4697EBRZ-RL7 鍔熻兘鎻忚堪:IC TXRX LVDS 2CH 14SOIC RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 鎺ュ彛 - 椹�(q奴)鍕�(d貌ng)鍣�锛屾帴鏀跺櫒锛屾敹鐧�(f膩)鍣� 绯诲垪:* 妯�(bi膩o)婧�(zh菙n)鍖呰:121 绯诲垪:- 椤�(l猫i)鍨�:鏀剁櫦(f膩)鍣� 椹�(q奴)鍕�(d貌ng)鍣�/鎺ユ敹鍣ㄦ暩(sh霉):1/1 瑕�(gu墨)绋�:RS422锛孯S485 闆绘簮闆诲:3 V ~ 3.6 V 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:10-WFDFN 瑁搁湶鐒婄洡(p谩n) 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:10-DFN锛�3x3锛� 鍖呰:绠′欢
ADN5-24-1PM 鍒堕€犲晢:Johnson Components 鍔熻兘鎻忚堪:AC/DC Power Supply Single-OUT 24V 5A 120W 鍒堕€犲晢:Emerson Network Power - Embedded Power 鍔熻兘鎻忚堪:PSU DIN RAIL 24V 5A 鍒堕€犲晢:EMERSON NETWORK POWER 鍔熻兘鎻忚堪:PSU, DIN RAIL, 24V, 5A
ADN5-24-1PM-C 鍔熻兘鎻忚堪:DIN灏�(d菐o)杌屽紡闆绘簮 120W 24V @5A 1-Phase Metal - C Series RoHS:鍚� 鍒堕€犲晢:Mean Well 鐢�(ch菐n)鍝�:Linear Supplies 鍟嗙敤/閱�(y墨)鐢�:Commercial 杓稿嚭鍔熺巼椤嶅畾鍊�:960 W 杓稿叆闆诲:180 VAC to 264 VAC, 254 VDC to 370 VDC 杓稿嚭绔暩(sh霉)閲�:1 杓稿嚭闆诲锛堥€氶亾 1锛�:48 V 杓稿嚭闆绘祦锛堥€氶亾 1锛�: 杓稿嚭闆诲锛堥€氶亾 2锛�: 杓稿嚭闆绘祦锛堥€氶亾 2锛�: 杓稿嚭闆诲锛堥€氶亾 3锛�: 杓稿嚭闆绘祦锛堥€氶亾 3锛�: 灏哄:150 mm L x 110 mm W
ADN5-24-3PM 鍔熻兘鎻忚堪:DIN灏�(d菐o)杌屽紡闆绘簮 120W 24V @5A 3-Phase Metal DIN RAIL RoHS:鍚� 鍒堕€犲晢:Mean Well 鐢�(ch菐n)鍝�:Linear Supplies 鍟嗙敤/閱�(y墨)鐢�:Commercial 杓稿嚭鍔熺巼椤嶅畾鍊�:960 W 杓稿叆闆诲:180 VAC to 264 VAC, 254 VDC to 370 VDC 杓稿嚭绔暩(sh霉)閲�:1 杓稿嚭闆诲锛堥€氶亾 1锛�:48 V 杓稿嚭闆绘祦锛堥€氶亾 1锛�: 杓稿嚭闆诲锛堥€氶亾 2锛�: 杓稿嚭闆绘祦锛堥€氶亾 2锛�: 杓稿嚭闆诲锛堥€氶亾 3锛�: 杓稿嚭闆绘祦锛堥€氶亾 3锛�: 灏哄:150 mm L x 110 mm W
ADN5-24-3PM-C 鍔熻兘鎻忚堪:DIN灏�(d菐o)杌屽紡闆绘簮 120W 24V @5A 3Phase Metal - C Series RoHS:鍚� 鍒堕€犲晢:Mean Well 鐢�(ch菐n)鍝�:Linear Supplies 鍟嗙敤/閱�(y墨)鐢�:Commercial 杓稿嚭鍔熺巼椤嶅畾鍊�:960 W 杓稿叆闆诲:180 VAC to 264 VAC, 254 VDC to 370 VDC 杓稿嚭绔暩(sh霉)閲�:1 杓稿嚭闆诲锛堥€氶亾 1锛�:48 V 杓稿嚭闆绘祦锛堥€氶亾 1锛�: 杓稿嚭闆诲锛堥€氶亾 2锛�: 杓稿嚭闆绘祦锛堥€氶亾 2锛�: 杓稿嚭闆诲锛堥€氶亾 3锛�: 杓稿嚭闆绘祦锛堥€氶亾 3锛�: 灏哄:150 mm L x 110 mm W