- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗1899 > ADN4697EBRZ (Analog Devices Inc)IC RCVR LVDS 2CH 14SOIC PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | ADN4697EBRZ |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 16/20闋�(y猫) |
| 鏂囦欢澶у皬锛� | 0K |
| 鎻忚堪锛� | IC RCVR LVDS 2CH 14SOIC |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 56 |
| 绯诲垪锛� | * |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)鐣�(d膩ng)鍓嶇16闋�(y猫)绗�17闋�(y猫)绗�18闋�(y猫)绗�19闋�(y猫)绗�20闋�(y猫)
Data Sheet
ADN4696E/ADN4697E
Rev. 0 | Page 5 of 20
TIMING SPECIFICATIONS
Table 4.
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions / Comments
DRIVER
Maximum Data Rate
200
Mbps
Propagation Delay
tPLH, tPHL
1
1.5
2.4
ns
Differential Output Rise/Fall Time
tR, tF
1
1.6
ns
Pulse Skew |tPHL 鈥� tPLH|
tSK
0
100
ps
Part-to-Part Skew2
tSK(PP)
1
ns
Period Jitter, RMS (1 Standard Deviation)3
tJ(PER)
2
3
ps
100 MHz clock input4 (see Figure 26)
Peak-to-Peak Jitter3, 5
tJ(PP)
30
130
ps
Disable Time from High Level
tPHZ
7
ns
Disable Time from Low Level
tPLZ
7
ns
Enable Time to High Level
tPZH
7
ns
Enable Time to Low Level
tPZL
7
ns
RECEIVER
Propagation Delay
tRPLH, tRPHL
2
4
6
ns
Rise/Fall Time
tR, tF
1
2.3
ns
Pulse Skew |tRPHL 鈥� tRPLH|
tSK
Type 2 Receiver (ADN4696E, ADN4697E)
300
500
ps
Part-to-Part Skew2
tSK(PP)
1
ns
Period Jitter, RMS (1 Standard Deviation)3
tJ(PER)
4
7
ps
100 MHz clock input7 (see Figure 32)
Peak-to-Peak Jitter3, 5
tJ(PP)
Type 2 Receiver (ADN4696E, ADN4697E)
450
800
ps
Disable Time from High Level
tRPHZ
10
ns
Disable Time from Low Level
tRPLZ
10
ns
Enable Time to High Level
tRPZH
15
ns
Enable Time to Low Level
tRPZL
15
ns
1
All typicals are given for VCC = 3.3 V and TA = 25掳C.
2
tSK(PP) is defined as the difference between the propagation delays of two devices between any specified terminals. This specification applies to devices at the same VCC
and temperature, and with identical packages and test circuits.
3
Jitter parameters are guaranteed by design and characterization. Figures do not include stimulus jitter.
4
tR = tF = 0.5 ns (10% to 90%), measured over 30k samples.
5
Peak-to-peak jitter figures include jitter due to pulse skew (tSK).
6
tR = tF = 0.5 ns (10% to 90%), measured over 100k samples.
7
|VID| = 400 mV (ADN4696, ADN4697), VIC = 1.1 V, tR = tF = 0.5 ns (10% to 90%), measured over 30k samples.
8
|VID| = 400 mV (ADN4696, ADN4697), VIC = 1.1 V, tR = tF = 0.5 ns (10% to 90%), measured over 100k samples.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| ADN8102ACPZ-R7 | IC EQUALIZER 4CH XSTREAM 64LFCSP |
| ADP5585ACPZ-01-R7 | IC PORT EXPANDER 10I/O 16LFCSP |
| ADP5587ACPZ-1-R7 | IC I/O EXPANDER/KEYBRD CTRLR |
| ADP5588ACPZ-R7 | IC KEYPAD SCANNER GPIO PORT EXP |
| ADP5589ACPZ-00-R7 | IC KEY DECODER 19I/O EXP 24LFCSP |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ADN4697EBRZ-RL7 | 鍔熻兘鎻忚堪:IC TXRX LVDS 2CH 14SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鎺ュ彛 - 椹�(q奴)鍕�(d貌ng)鍣�锛屾帴鏀跺櫒锛屾敹鐧�(f膩)鍣� 绯诲垪:* 妯�(bi膩o)婧�(zh菙n)鍖呰:121 绯诲垪:- 椤炲瀷:鏀剁櫦(f膩)鍣� 椹�(q奴)鍕�(d貌ng)鍣�/鎺ユ敹鍣ㄦ暩(sh霉):1/1 瑕�(gu墨)绋�:RS422锛孯S485 闆绘簮闆诲:3 V ~ 3.6 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:10-WFDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:10-DFN锛�3x3锛� 鍖呰:绠′欢 |
| ADN5-24-1PM | 鍒堕€犲晢:Johnson Components 鍔熻兘鎻忚堪:AC/DC Power Supply Single-OUT 24V 5A 120W 鍒堕€犲晢:Emerson Network Power - Embedded Power 鍔熻兘鎻忚堪:PSU DIN RAIL 24V 5A 鍒堕€犲晢:EMERSON NETWORK POWER 鍔熻兘鎻忚堪:PSU, DIN RAIL, 24V, 5A |
| ADN5-24-1PM-C | 鍔熻兘鎻忚堪:DIN灏�(d菐o)杌屽紡闆绘簮 120W 24V @5A 1-Phase Metal - C Series RoHS:鍚� 鍒堕€犲晢:Mean Well 鐢�(ch菐n)鍝�:Linear Supplies 鍟嗙敤/閱�(y墨)鐢�:Commercial 杓稿嚭鍔熺巼椤嶅畾鍊�:960 W 杓稿叆闆诲:180 VAC to 264 VAC, 254 VDC to 370 VDC 杓稿嚭绔暩(sh霉)閲�:1 杓稿嚭闆诲锛堥€氶亾 1锛�:48 V 杓稿嚭闆绘祦锛堥€氶亾 1锛�: 杓稿嚭闆诲锛堥€氶亾 2锛�: 杓稿嚭闆绘祦锛堥€氶亾 2锛�: 杓稿嚭闆诲锛堥€氶亾 3锛�: 杓稿嚭闆绘祦锛堥€氶亾 3锛�: 灏哄:150 mm L x 110 mm W |
| ADN5-24-3PM | 鍔熻兘鎻忚堪:DIN灏�(d菐o)杌屽紡闆绘簮 120W 24V @5A 3-Phase Metal DIN RAIL RoHS:鍚� 鍒堕€犲晢:Mean Well 鐢�(ch菐n)鍝�:Linear Supplies 鍟嗙敤/閱�(y墨)鐢�:Commercial 杓稿嚭鍔熺巼椤嶅畾鍊�:960 W 杓稿叆闆诲:180 VAC to 264 VAC, 254 VDC to 370 VDC 杓稿嚭绔暩(sh霉)閲�:1 杓稿嚭闆诲锛堥€氶亾 1锛�:48 V 杓稿嚭闆绘祦锛堥€氶亾 1锛�: 杓稿嚭闆诲锛堥€氶亾 2锛�: 杓稿嚭闆绘祦锛堥€氶亾 2锛�: 杓稿嚭闆诲锛堥€氶亾 3锛�: 杓稿嚭闆绘祦锛堥€氶亾 3锛�: 灏哄:150 mm L x 110 mm W |
| ADN5-24-3PM-C | 鍔熻兘鎻忚堪:DIN灏�(d菐o)杌屽紡闆绘簮 120W 24V @5A 3Phase Metal - C Series RoHS:鍚� 鍒堕€犲晢:Mean Well 鐢�(ch菐n)鍝�:Linear Supplies 鍟嗙敤/閱�(y墨)鐢�:Commercial 杓稿嚭鍔熺巼椤嶅畾鍊�:960 W 杓稿叆闆诲:180 VAC to 264 VAC, 254 VDC to 370 VDC 杓稿嚭绔暩(sh霉)閲�:1 杓稿嚭闆诲锛堥€氶亾 1锛�:48 V 杓稿嚭闆绘祦锛堥€氶亾 1锛�: 杓稿嚭闆诲锛堥€氶亾 2锛�: 杓稿嚭闆绘祦锛堥€氶亾 2锛�: 杓稿嚭闆诲锛堥€氶亾 3锛�: 杓稿嚭闆绘祦锛堥€氶亾 3锛�: 灏哄:150 mm L x 110 mm W |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
