參數(shù)資料
型號(hào)： ADN2819ACPZ-CML-RL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 22/24頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK/DATA RECOVERY 48LFCSP
標(biāo)準(zhǔn)包裝： 2,500
類(lèi)型： 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器
PLL： 是
主要目的： SONET/SDH，STM
輸入： CML
輸出： CML
電路數(shù)： 1
比率 - 輸入:輸出： 1:2
差分 - 輸入:輸出： 是/是
頻率 - 最大： 2.7GHz
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP
包裝： 帶卷 (TR)
ADN2819
Rev. B | Page 7 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
TOP VIEW
ADN2819
THRADJ 1
VCC 2
VEE 3
VREF 4
PIN 5
NIN 6
SLICEP 7
SLICEN 8
VEE 9
LOL 10
XO1 11
XO2 12
RE
FCLKN
1
3
REFCLKP
14
R
E
FSEL
15
VEE
16
TDINP
17
TDINN
1
8
VEE
19
V
CC
2
0
C
F
1
21
VEE
22
R
E
FSEL1
23
R
E
FSEL0
24
36 VCC
35 VCC
34 VEE
33 VEE
32 SEL0
31 SEL1
30 SEL2
29 VEE
28 VCC
27 VEE
26 VCC
25 CF2
48
LOOPEN
47
VC
C
46
VEE
45
SD
OU
T
44
B
Y
PA
SS
43
VEE
42
VEE
4
1
CLK
O
UTP
4
0
CLK
O
UTN
39
SQ
U
E
LC
H
3
8
DATAOUTP
3
7
DATAOUTN
02999-B
-002
Figure 2. 48-Lead LFCSP Pin Configuration
Table 3. Pin Function Descriptions
Pin Number
Mnemonic
Type1
Description
1
THRADJ
AI
LOS Threshold Setting Resistor.
2, 26, 28, Pad
VCC
P
Analog Supply.
3, 9, 16, 19, 22, 27,
29, 33, 34, 42, 43, 46
VEE
P
Ground.
4
VREF
AO
Internal VREF Voltage. Decouple to GND with 0.1 F capacitor.
5
PIN
AI
Differential Data Input.
6
NIN
AI
Differential Data Input.
7
SLICEP
AI
Differential Slice Level Adjust Input.
8
SLICEN
AI
Differential Slice Level Adjust Input.
10
LOL
DO
Loss of Lock Indicator. LVTTL active high.
11
XO1
AO
Crystal Oscillator.
12
XO2
AO
Crystal Oscillator.
13
REFCLKN
DI
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
14
REFCLKP
DI
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
15
REFSEL
DI
Reference Source Select. 0 = on-chip oscillator with external crystal; 1 = external clock source, LVTTL.
17
TDINP
AI
Differential Test Data Input. CML.
18
TDINN
AI
Differential Test Data Input. CML.
20, 47
VCC
P
Digital Supply.
21
CF1
AO
Frequency Loop Capacitor.
23
REFSEL1
DI
Reference Frequency Select (See Table 6) LVTTL.
24
REFSEL0
DI
Reference Frequency Select (See Table 6) LVTTL.
25
CF2
AO
Frequency Loop Capacitor.
30
SEL2
DI
Data Rate Select (See Table 5) LVTTL.
31
SEL1
DI
Data Rate Select (See Table 5) LVTTL.
32
SEL0
DI
Data Rate Select (See Table 5) LVTTL.
35, 36
VCC
P
Output Driver Supply.
37
DATAOUTN
DO
Differential Retimed Data Output. CML.
38
DATAOUTP
DO
Differential Retimed Data Output. CML.
39
SQUELCH
DI
Disable Clock and Data Outputs. Active high. LVTTL.
40
CLKOUTN
DO
Differential Recovered Clock Output. CML.
41
CLKOUTP
DO
Differential Recovered Clock Output. CML.
44
BYPASS
DI
Bypass CDR Mode. Active high. LVTTL.
45
SDOUT
DO
Loss of Signal Detect Output. Active high. LVTTL.
48
LOOPEN
DI
Enable Test Data Inputs. Active high. LVTTL.
1 Type: P = Power, AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output.
相關(guān)PDF資料
PDF描述
MS27484T24B35SC CONN PLUG 128POS STRAIGHT W/SCKT
MS27484T24B35SB CONN PLUG 128POS STRAIGHT W/SCKT
MS27473E24B35SB CONN PLUG 128POS STRAIGHT W/SCKT
ADN2818ACPZ-RL7 IC CLOCK/DATA RECOVERY 32-LFCSP
MS27472E24B35SA CONN RCPT 128POS WALL MNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN2819ACPZ-CML-RL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2820 制造商:AD 制造商全稱:Analog Devices 功能描述:10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter
ADN2820ACHIPS 制造商:Analog Devices 功能描述:
ADN2820S21 制造商:AD 制造商全稱:Analog Devices 功能描述:10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter
ADN2821 制造商:AD 制造商全稱:Analog Devices 功能描述:11.1 Gbps 3.3V Transimpedance Amplifier
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*