參數(shù)資料
型號(hào)： ADF4219L
英文描述： ADF4217L/18L/19L: Dual Low Power Frequency Synthesizers Data Sheet (Rev. B. 7/02)
中文描述： ADF4217L/18L/19L：雙低功耗頻率合成器數(shù)據(jù)手冊(cè)（啟示二7月2日）
文件頁(yè)數(shù)： 17/20頁(yè)
文件大?。?/td> 400K
代理商： ADF4219L
REV. A
ADF4212L
–17–
RF SECTION
Programmable RF Reference (R) Counter
If control bits C2, C1 are 1, 0, the data is transferred from the
input shift register to the 14-bit RFR counter. Table V shows
the input shift register data format for the RFR counter and the
divide ratios possible.
RF Phase Detector Polarity
P9 sets the IF Phase Detector Polarity. When the RF VCO
characteristics are positive, this should be set to “1.” When they
are negative, it should be set to “0.” See Table V.
RF Charge Pump Three-State
P10 puts the RF charge pump into three-state mode when pro-
grammed to a “1.” It should be set to “0” for normal operation.
See Table V.
RF Program Modes
Table III and Table V show how to set up the Program Modes
in the ADF4212L.
RF Charge Pump Currents
RFCP2, RFCP1, and RFCP0 program Current Setting for the
RF charge pump. See Table V.
Programmable RF N Counter
If control bits C2, C1 are 1, 1, the data in the input register is
used to program the RF N (A + B) counter. The N counter
consists of a 6-bit swallow counter (A counter) and 12-bit pro-
grammable counter (B counter). Table IV shows the input
register data format for programming the RF N counter and the
divide ratios possible. See Table VI.
RF Prescaler Value
P14 and P15 in the RF A, B Counter Latch set the RF prescaler
values. See Table VI.
RF Power-Down
Table III and Table V show the power-down bits in the
ADF4210 family.
RF Fastlock
The RF CP Gain Bit (P17) of the RF N Register in the
ADF4212L is the Fastlock Enable Bit. Only when this is “1” is
IF Fastlock enabled. When Fastlock is enabled, the RF CP
current is set to maximum value. Also, an extra loop filter
damping resistor to ground is switched in using the FLO pin,
thus compensating for the change in loop characteristics while
in Fastlock. Since the RF CP Gain Bit is contained in the RF N
counter, only one write is needed to both program a new output
frequency and initiate Fastlock. To come out of Fastlock, the RF
CP Gain Bit on the RF N Register must be set to “0.” See
Table VI.
APPLICATIONS
Local Oscillator for GSM Handset Receiver
Figure 7 shows the ADF4212L being used with a VCO to pro-
duce the required LOs for a GSM base station transmitter or
receiver. The reference input signal is applied to the circuit at
FREF
IN
and, in this case, is terminated in 50
. Typical GSM
systems would have a 13 MHz TCXO driving the Reference
Input without any 50
termination. In order to have a channel
spacing of 200 kHz (the GSM standard), the reference input
must be divided by 65, using the on-chip reference.
The RF output frequency range is 880 MHz to 915 MHz. The
loop filter is designed to give a 20 kHz loop bandwidth. The
filter is set up for a 5 mA charge pump current, and the VCO
sensitivity is 12 MHz/V. The IF output is fixed at 540 MHz.
The filter is again designed to have a bandwidth of 20 kHz, and
the system is programmed to give channel steps of 200 kHz.
SPI COMPATIBLE SERIAL BUS
LOCK
DETECT
VCO190-902U
V
CC
CP
IF
IF
IN
REF
IN
D
R
A
R
D
I
A
I
CLK
DATA
LE
RF
IN
MUXOUT
CP
RF
V
P
1
V
P
2
V
DD
2 V
DD
1
ADF4212L
VCO190-540T
V
CC
DECOUPLING CAPACITORS (22 F/10pF) ON V
DD
, V
P
OF THE ADF4212L AND ON V
CC
OF THE VCOs
HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
620pF
1.3nF
13nF
100pF
100pF
100pF
100pF
100pF
100pF
18
18
18
51
1.7k
18
18
18
51
3.3k
RF
OUT
V
P
V
DD
V
P
IF
OUT
100pF
100pF
51
FREF
IN
2.7k
R
SET
1nF
8.2nF
620pF
3.3k
5.6k
Figure 7. GSM Handset Receiver Local Oscillator Using the ADF4212L
相關(guān)PDF資料
PDF描述
ADG222BCHIPS SPST Analog Switch
ADG222TCHIPS SPST Analog Switch
ADG221TCHIPS SPST Analog Switch
ADG406BP-REEL RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS
ADG407BP-REEL 8-Channel Analog Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4219LBCC 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA
ADF4219LBCC-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA T/R
ADF4219LBCC-REEL7 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA T/R
ADF4219LBRU 制造商:Analog Devices 功能描述:
ADF4251 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Fractional-N/Integer-N Frequency Synthesizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*