- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9223 > ADF4118BRUZ-RL7 (Analog Devices Inc)IC PLL RF FREQ SYNTHESZR 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADF4118BRUZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大小： | 0K |
| 描述： | IC PLL RF FREQ SYNTHESZR 16TSSOP |
| 標準包裝： | 1,000 |
| 類型： | 時鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 3GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-ADF4118EBZ1-ND - BOARD EVAL FOR ADF4118 |
| 其它名稱： | ADF4118BRUZ-RL7-ND ADF4118BRUZ-RL7TR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADF4116/ADF4117/ADF4118
Rev. D | Page 21 of 28
APPLICATIONS INFORMATION
LOCAL OSCILLATOR FOR THE
GSM BASE STATION TRANSMITTER
Figure 35 shows the ADF4117/ADF4118 being used with a
VCO to produce the LO for a GSM base station transmitter.
The reference input signal is applied to the circuit at FREFIN and,
in this case, is terminated in 50 Ω. A typical GSM system has a
13 MHz TCXO driving the reference input without a 50 Ω
termination. To have a channel spacing of 200 kHz (the GSM
standard), the reference input must be divided by 65, using the
on-chip reference divider of the ADF4117/ADF1118.
The charge pump output of the ADF4117/ADF1118 (Pin 2)
drives the loop filter. In calculating the loop filter component
values, a number of items need to be considered. In this example,
the system is 45°. Other PLL system specifications include:
KD = 1 mA
KV = 12 MHz/V
Loop bandwidth = 20 kHz
FREF = 200 kHz
N = 4500
Extra reference spur attenuation = 10 dB
All of these specifications are needed and are used to produce
the loop filter component values shown in Figure 36.
The loop filter output drives the VCO, which, in turn, is fed back
to the RF input of the PLL synthesizer; it also drives the RF
output terminal. A T-circuit configuration provides 50 Ω
matching between the VCO output, the RF output, and the
RFIN terminal of the synthesizer.
In a PLL system, it is important to know when the system is in
locked mode. In Figure 35, this is accomplished by using the
MUXOUT signal from the synthesizer. The MUXOUT pin can
be programmed to monitor various internal signals in the
synthesizer. One of these is the LD or lock-detect signal.
SHUTDOWN CIRCUIT
The attached circuit in Figure 36 shows how to shut down both
the ADF411x family and the accompanying VCO. The ADG702
switch goes open-circuit when a Logic 1 is applied to the IN
input. The low cost switch is available in both SOT-23 and
MSOP packages.
DIRECT CONVERSION MODULATOR
In some applications, a direct conversion architecture can be
used in base station transmitters. Figure 37 shows the
combination available from Analog Devices, Inc. to implement
this solution.
The circuit diagram shows the AD9761 being used with the
AD8346. The use of dual integrated DACs, such as the AD9761
with specified ±0.02 dB and ±0.004 dB gain and offset matching
characteristics, ensures minimum error contribution (over
temperature) from this portion of the signal chain.
The local oscillator is implemented by using the ADF4117/
ADF4118. In this case, the FOX801BH-130 provides the stable
13 MHz reference frequency. The system is designed for
200 kHz channel spacing and an output center frequency of
1960 MHz. The target application is a WCDMA base station
transmitter. Typical phase noise performance from this LO is
85 dBc/Hz at a 1 kHz offset. The LO port of the AD8346 is
driven in single-ended fashion. LOIN is ac-coupled to ground
with the 100 pF capacitor, and LOIP is driven through the ac-
coupling capacitor from a 50 Ω source. An LO drive level between
6 dBm and 12 dBm is required. The circuit in Figure 37 gives a
typical level of 8 dBm.
The RF output is designed to drive a 50 Ω load, but it must be
ac-coupled as shown in Figure 37. If the I and Q inputs are
driven in quadrature by 2 V p-p signals, the resulting output
power is approximately 10 dBm.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-212-MY-F3 | CONVERTER MOD DC/DC 15V 50W |
| ISL22424UFR16Z | IC POT DGTL 256TP LN LP 16-QFN |
| VE-B12-MY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VE-JT1-MZ-S | CONVERTER MOD DC/DC 12V 25W |
| VE-B12-MY-F3 | CONVERTER MOD DC/DC 15V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4118BRUZ-RL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118YRUZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADF4118YRUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118YRUZ-RL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118YRUZ-RL7 | 制造商:Analog Devices 功能描述:PLL FREQ SYNTHESIZER SGL 16TSSOP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。