- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165344 > ADAU1382BCPZ (ANALOG DEVICES INC) SPECIALTY CONSUMER CIRCUIT, PQCC32 PDF資料下載
參數(shù)資料
| 型號： | ADAU1382BCPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| 封裝： | 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD2, LFCSP-32 |
| 文件頁數(shù)： | 39/84頁 |
| 文件大?。?/td> | 1193K |
| 代理商： | ADAU1382BCPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
ADAU1382
Rev. 0 | Page 44 of 84
CLOCK MANAGEMENT, INTERNAL REGULATOR,
AND PLL CONTROL
Register 16384 (0x4000), Clock Control
The clock control register sets the clocking scheme for the
ADAU1382. The system clock can be generated from either the
PLL or directly from the MCKI (master clock input) pin. Addi-
tionally, the MCKO (master clock output) pin can be configured.
Bits[6:5], MCKO Frequency
These bits set the frequency to be output on MCKO as a multiple
of the base sampling frequency (32×, 64×, 128×, or 256×). The
MCKO pin can be used to provide digital microphones with a clock.
Bit 4, MCKO Enable
This bit enables or disables the MCKO pin.
Bit 3, Clock Source Select
The clock source select bit either routes the MCLK input through
the PLL or bypasses the PLL. When using the PLL, the output of
the PLL is always 1024 × fS, and Bits[2:1] should be set to 11.
PLL parameters can be set in the PLL control register. Inputs
directly from MCKI require an exact clock rate as described in
the Bits[2:1], Input Master Clock Frequency section.
Bits[2:1], Input Master Clock Frequency
The maximum clock speed allowed is 1024 × 48 kHz. These bits set
the expected input master clock frequency for proper clock divider
values in order to output a constant system clock of 256 × fS. When
using the PLL, these bits must always be set to 1024 × fS. When
bypassing the PLL, the external clock frequency on the MCKI pin
and Table 30 show the relationship between the system clock and
the internal master clock for base sampling frequencies of 44.1
kHz and 48 kHz.
Bit 0, Core Clock Enable
This bit enables the internal master clock to start the IC.
Table 28. Clock Control Register
Bits
Description
Default
7
Reserved
[6:5]
MCKO frequency
00
00: 32 × fS
01: 64 × fS
10: 128 × fS
11: 256 × fS
4
MCKO enable
0
0: disabled
1: enabled
3
Clock source select
0
0: direct from MCKI pin
1: PLL clock
[2:1]
Input master clock frequency
00
00: 256 × fS
01: 512 × fS
10: 768 × fS
11: 1024 × fS
0
Core clock enable
0
0: core clock disabled
1: core clock enabled
Table 29. Core Clock Output for fS = 44.1 kHz
MCLK Input Setting
MCLK Input Value
MCLK Input Divider
Core Clock
256 × fS
11.2896 MHz
1
11.2896 MHz
512 × fS
22.5792 MHz
2
11.2896 MHz
768 × fS
33.8688 MHz
3
11.2896 MHz
1024 × fS
45.1584 MHz
4
11.2896 MHz
Table 30. Core Clock Output for fS = 48 kHz
MCLK Input Setting
MCLK Input Value
MCLK Input Divider
Core Clock
256 × fS
12.288 MHz
1
12.288 MHz
512 × fS
24.576 MHz
2
12.288 MHz
768 × fS
36.864 MHz
3
12.288 MHz
1024 × fS
49.152 MHz
4
12.288 MHz
相關PDF資料 |
PDF描述 |
|---|---|
| ADC-00403-103 | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32 |
| ADC0831 | A/D Peripherals with Serial Control |
| ADC0831A | A/D Peripherals with Serial Control |
| ADC0831B | A/D Peripherals with Serial Control |
| ADC0832 | A/D Peripherals with Serial Control |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1382BCPZ-R7 | 制造商:Analog Devices 功能描述:STEREO AUDIO CODEC FOR DIG STILL CAM - Tape and Reel 制造商:Analog Devices 功能描述:AUDIO CODEC |
| ADAU1401 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401A | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401AWBSTZ | 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAU1401AWBSTZ-RL | 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。