參數(shù)資料
型號(hào)： AD9953YSVZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 20/32頁(yè)
文件大小： 0K
描述： IC DDS DAC 14BIT 400MSPS 48-TQFP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝： 1
分辨率（位）： 14 b
主 fclk： 400MHz
調(diào)節(jié)字寬（位）： 32 b
電源電壓： 1.71 V ~ 1.96 V
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 48-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 48-TQFP 裸露焊盤（7x7）
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 552 (CN2011-ZH PDF)
AD9953
Rev. A | Page 27 of 32
D3
INSTRUCTION BYTE
The instruction byte contains the following information:
Table 9.
MSB
D6
D5
D4
D2
D1
LSB
R/W
A3
X
A4
A2
A1
A0
R/W—Bit 7 of the instruction byte determines whether a read
etermine which register is accessed during the data transfer
portion of the communications cycle.
SERIAL INTERFACE PORT PIN DESCRIPTION
SCLK—Serial Clock. The serial clock pin is used to synchronize
data to and from the AD9953 and to run the internal state
machines. SCLK maximum frequency is 25 MHz.
CSB—Chip Select Bar. CSB is active low input t
an one device on the same serial communications line. The
SDO and SDIO pins will go to a high impedance state when this
input is high. If driven high during any communications cycle,
that cycle is suspended until CS
or write data transfer will occur after the instruction byte write.
Logic High indicates read operation. Logic 0 indicates a write
operation.
X, X—Bits 6 and 5 of the instruction byte are Don’t Care.
A4, A3, A2, A1, A0—Bits 4, 3, 2, 1, 0 of the instruction byte
d
hat allows more
th
is reactivated low. Chip select
can be tied low in systems that maintain control of SCLK.
SDIO—Serial Data I/O. Data is always written into the AD9953
on this pin. However, this pin can be used as a bidirectional
data line. Bit 9 of Register Address 0x00 controls the
configuration of this pin. The default is Logi
nfigures the SDIO pin as bidirectional.
SDO—Serial Data Out. Data is read from this pin for protocols
that use separate lines for transmitting and receiving data. In the
case where the AD9953 operates in a single bidirectional I/O mode,
this pin does not output data and is set to a high impedance state.
IOSYNC—It synchronizes the I/O port state machines without
affecting the addressable register’s contents. An
put on the IOSYNC pin causes the current communication
ycle to abort. After IOSYNC returns low (Logic 0), another
communication cycle may begin, starting with the instruction
byte write.
MSB/LSB TRANSFERS
The AD9953 serial port can support both most significant bit
(MSB) first or least significant bit (LSB) firs
unctionality is controlled by the Control Register 0x00 <8> bit.
he default value of Control Register 0x00 <8> is low (MSB
rst). When Control Register 0x00 <8> is set high, the AD9953
rial port is in LSB first format. The instruction byte must be
ddress first
I/O operation is complete. All data written to (read from) the
AD9953 must be (will be) in MSB first order. If the LSB mode is
active, the serial port controller will generate the least signifi-
cant byte address first followed by the next greater significant byte
addresses until the I/O operation is complete. All data written to
(read from) the AD9953 must be (will be) in LSB first order.
Example Operation
tude scale factor register in MSB first format,
apply an instruction byte of 0x02 [serial address is 00010(b)].
From this instruction, the internal controller will know to use
the first byte as the most significant byte. The first two bits will
be recorded as the auto ramp rate speed control bits, and the
next six bits will be the most significant bits of the amplitude
scale factor. The second byte will be applied as the eight less
significant bits of the amplitude scale factor ASF<7:0>.
To write the amplitude scale factor regis
SB first format,
l register has already been set for LSB first
format, apply an instruction byte of 0x40. From this instruction,
the internal controller will know to use the first byte as the least
significant byte of the amplitude scale factor ASF<0:7>. The
second byte will be split into the first six bits ASF<8:13> and the
last two will provide the auto ramp rate speed control bits
ARRSC<0:1>.
D9953
The AD9953 supports an externally controlled or hardware
power-down feature as well as the more common software
programmable power-down bits found in previous ADI DDS
products.
The software control power-down allows the DAC, PLL, input
clock circuitry, and digital logic to be individually powered
down via unique control bits (CFR1<7:4>). With the exception
ts are not active when the externally
controlled power-down pin (PWRDWNCTL) is high. External
power-down control is supported on the AD9953 via the
PWRDWNCTL input pin. When the PWRDWNCTL input pin
is high, the AD9953 will enter a power-down mode based on
the CFR1<3> bit. When the PWRDWNCTL input pin is low,
the external power-down control is inactive.
c 0, which
assuming the contro
co
active high
Power-Down Functions of the A
in
c
t data formats. This
of CFR1<6>, these bi
f
T
fi
se
written in the format indicated by Control Register 0x00 <8>. If
the AD9953 is in LSB first mode, the instruction byte must be
written from least significant bit to most significant bit.
For MSB first operation, the serial port controller will generate
the most significant byte (of the specified register) a
followed by the next lesser significant byte addresses until the
To write the ampli
ter in L
相關(guān)PDF資料
PDF描述
VE-2WX-IY-F4 CONVERTER MOD DC/DC 5.2V 50W
DS3174+ IC TXRX DS3/E3 QUAD 400-BGA
DS3173N IC TRPL DS3/E3 TXRX 400-PBGA
AD9830ASTZ IC DDS 10BIT 50MHZ CMOS 48-TQFP
VE-2WW-IY-F4 CONVERTER MOD DC/DC 5.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9953YSVZ-REEL7 功能描述:IC DDS DAC 14BIT 1.8V 48TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9954 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9954/PCB 制造商:Analog Devices 功能描述:AD9954 400 MSPS DDS W/ 14 BIT DAC EVALBD - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
AD9954/PCBZ 功能描述:BOARD EVAL FOR 9954 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9954/PCBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*